74SSTU32865BKG8 IDT, Integrated Device Technology Inc, 74SSTU32865BKG8 Datasheet
74SSTU32865BKG8
Specifications of 74SSTU32865BKG8
Related parts for 74SSTU32865BKG8
74SSTU32865BKG8 Summary of contents
Page 1
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FEATURES: • 1.8V Operation • SSTL_18 style clock and data inputs • Differential CLK input • Control inputs compatible with LVCMOS levels • Flow-through architecture for optimum PCB design • Latch-up performance exceeds ...
Page 2
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FUNCTIONAL BLOCK DIAGRAM (1:2) V REF PARIN D0 D21 DCS0 CSGateEN DCS1 DCKE0, 2 DCKE1 DODT0, 2 DODT1 RESET CLK CLK COMMERCIAL TEMPERATURE RANGE (CS ACTIVE PARITY GENERATOR AND CHECKER 22 ...
Page 3
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY PIN CONFIGURATION REF D11 D9 G D18 D12 H CSGate D15 EN J CLK DCS0 ...
Page 4
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY 160 BALL CTBGA PACKAGE ATTRIBUTES Top Mark TOP VIEW ...
Page 5
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FUNCTION TABLE (EACH FLIP-FLOP) (1) RESET DCS0 DCS1 ...
Page 6
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY PARITY AND STANDBY FUNCTION TABLE RESET DCS0 DCS1 ...
Page 7
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY REGISTER TIMING CLK CLK PARIN t PDM, t PDMSS Qn PTYERR PARITY LOGIC DIAGRAM PARIN CLOCK NOTE: 1. This ...
Page 8
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY ABSOLUTE MAXIMUM RATINGS Symbol Description V Supply Voltage Range DD (2,3) V Input Voltage Range I (2,3) V Output Voltage Range O I Input Clamp Current V < > ...
Page 9
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY TERMINAL FUNCTIONS Signal Terminal Group Name Ungated Inputs DCKE0, DCKE1 DODT0, DODT1 Chip Select D0:D21 Gated Inputs Chip Select Inputs DCS0, DCS1 Re-Driven Outputs Q0A:Q21A Q0B:Q21B QCS0-1A, B QCKE0-1A, B QODT0-1A, B Parity ...
Page 10
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY OPERATING CHARACTERISTICS, T Symbol Parameter V Supply Voltage DD V Reference Voltage REF V Termination Voltage TT V Input Voltage High-Level Input Voltage Low-Level Input Voltage IL ...
Page 11
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED) Symbol Parameter f MAX (2) t CLK and CLK to Q PDM t LOW to HIGH Delay, CLK and CLK to PYTERR LH ...
Page 12
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY TEST CIRCUITS AND WAVEFORMS (V CLK Inputs LVCMOS RESET Input t INACT I DD 10% Voltage and Current Waveforms Inputs Active and Inactive Times t W Input V ICR Voltage ...
Page 13
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY TEST CIRCUITS AND WAVEFORMS (V Output Output NOTES includes probe and jig capacitance All input pulses are supplied by generators having the following characteristics: PRR ≤10MHz 1.8V ...
Page 14
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY TEST CIRCUITS AND WAVEFORMS (V LVCMOS RESET Input Output Waveform 2 Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with Respect to RESET Timing Inputs Output Waveform 1 Voltage Waveforms: Open Drain Output ...
Page 15
IDT74SSTU32865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY ORDERING INFORMATION XX XXX IDT SSTU32 Temp. Range Device Type XX Package BKG Thin Profile, Fine Pitch, Ball Grid Array - Green 28-Bit 1:2 Registered Buffer with Parity 865 74 0°C to +70°C ...