ALXD800EEXJ2VC C3 AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VC C3 Datasheet - Page 498

• Manufacturer Part Number: ALXD800EEXJ2VC C3
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of ALXD800EEXJ2VC C3

• Operating Temperature (min): 0C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Not Compliant

6.10.2.11 VIP Task A Video Pitch (VIP_TASK_A_VID_PITCH)
VIP Memory Offset 28h
Type
Reset Value
6.10.2.12 VIP Control Register 3 (VIP_CONTRL_REG3)
VIP Memory Offset 2Ch
Type
Reset Value
498
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31:16
31:11
15:0
Bit
Bit
10
9
8
TASK_A_UV_PITCH
Name
TASK_A_UV_
PITCH
TASK_A_
VIDEO_PITCH
Name
RSVD
PDM
BRU
DOR
R/W
00000000h
R/W
00000020h
33234H
Description
Task A UV Pitch. Specifies the logical width of the video data buffer when in linear
mode. Specifies the logical width of the U and V buffers when in planar mode. This value
is added to the start of the line address to get the address of the next line where captured
video data will be stored. This value must be an integral number of QWORDs. This value
needs to be 32-byte aligned. (Bits [20:16] are required to be 00000.)
Task A Video Pitch. Specifies the logical width of the video data buffer when in linear
mode. Specifies the logical width of the Y buffer when in planar mode. This value is
added to the start of the line address to get the address of the next line where captured
video data will be stored. This value must be an integral number of QWORDs. This value
needs to be 32-byte aligned. (Bits [4:0] are required to be 00000.)
Description
Reserved.
Planar De-interlace Mode. When set to 1, the U/V even buffers are referenced to the
Task A Video Odd Base Address (VIP Memory Offset 18h) rather then the Task A Video
Even Base Address (VIP Memory Offset 1Ch). This bit should always be set to 0. (Possi-
bly used in some de-interlacing schemes, but not likely.)
Base Register Update. When set to 1, base registers are updated at the beginning of
each field when in interlaced mode. When 0, the base registers are updated at the begin-
ning of each frame when in interlaced mode. This bit has no effect in non-interlaced
mode where start of field is the same as start of frame.
Disable Overflow Recovery. When set to 1, the overflow recovery logic is disabled. An
overflow interrupt is generated. It is then up to the software to do a FIFO reset to recover
from the overflow condition
VIP_TASK_A_VID_PITCH Bit Descriptions
RSVD
VIP_TASK_A_VID_PITCH Register Map
VIP_CONTRL_REG3 Bit Descriptions
VIP_CONTRL_REG3 Register Map
Program to 00000
TASK_A_VIDEO_PITCH
AMD Geode™ LX Processors Data Book
Video Input Port Register Descriptions
9
9
8
8
7
7
6
6
5
5
4
4
Program to 00000
3
3
RSVD
2
2
1
1
0
0