XC5VLX50-1FFG676I Xilinx Inc, XC5VLX50-1FFG676I Datasheet - Page 310

FPGA Virtex®-5 Family 46080 Cells 65nm (CMOS) Technology 1V 676-Pin FCBGA

XC5VLX50-1FFG676I

Manufacturer Part Number
XC5VLX50-1FFG676I
Description
FPGA Virtex®-5 Family 46080 Cells 65nm (CMOS) Technology 1V 676-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX50-1FFG676I

Package
676FCBGA
Family Name
Virtex®-5
Device Logic Units
46080
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
440
Ram Bits
1769472
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
1769472
Number Of I /o
440
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
676-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
XILINX
Quantity:
10
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
TI
Quantity:
50
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
XILINX
0
Part Number:
XC5VLX50-1FFG676I
Manufacturer:
XILINX
Quantity:
48
Part Number:
XC5VLX50-1FFG676I
0
Chapter 6: SelectIO Resources
310
Table 6-40: Maximum Number of Simultaneously Switching Outputs per Bank (Continued)
Voltage
2.5V
LVCMOS25_2_slow
LVCMOS25_4_slow
LVCMOS25_6_slow
LVCMOS25_8_slow
LVCMOS25_12_slow
LVCMOS25_16_slow
LVCMOS25_24_slow
LVCMOS25_2_fast
LVCMOS25_4_fast
LVCMOS25_6_fast
LVCMOS25_8_fast
LVCMOS25_12_fast
LVCMOS25_16_fast
LVCMOS25_24_fast
LVDCI_25 50 Ω
SSTL2_I
SSTL2_I_DCI
SSTL2_II
SSTL2_II_DCI
HSLVDCI_25 50 Ω
DIFF_SSTL_I
DIFF_SSTL_I_DCI
DIFF_SSTL_II
DIFF_SSTL_II_DCI
LVPECL_25
BLVDS_25
LVDS_25
LVDSEXT_25
RSDS_25
HT_25
IOSTANDARD
www.xilinx.com
Limit per 20-pin Bank
20
20
20
20
20
20
20
20
20
20
20
20
20
15
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Limit per 40-pin Bank
40
40
40
40
40
40
40
40
40
40
40
40
40
30
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40

Related parts for XC5VLX50-1FFG676I