IDT92HD81B1X5NLGXYCX8 IDT, Integrated Device Technology Inc, IDT92HD81B1X5NLGXYCX8 Datasheet - Page 34

no-image

IDT92HD81B1X5NLGXYCX8

Manufacturer Part Number
IDT92HD81B1X5NLGXYCX8
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT92HD81B1X5NLGXYCX8

Lead Free Status / RoHS Status
Compliant
92HD81
SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
©2009 INTEGRATED DEVICE TECHNOLOGY, INC.
IDT™ CONFIDENTIAL
2.19. GPIO
GPIO
#
0
1
2
2.19.1. GPIO Pin mapping and shared functions
2.19.2. SPDIF/Digital Microphone/GPIO Selection
2.19.3. Digital Microphone/GPIO Selection
Pin
46
2
4
Supply SPDIF
DVDD
DVDD
DVDD
The BTL amplifier includes thermal management circuitry. When the CODEC reaches a temperature
of about 135 degrees, the output amplitude of the BTL amp is gradually lowered until the tempera-
ture falls below 135.
Maximum gain for the BTL amplifier is programmable. The following 4 gain settings relative to a
nominal line output are desired: +6.5dB, +9.5dB, +14.5dB and +16.5dB. Absolute gain may vary and
the suggested accuracy is +/-1.5dB. The gain is exposed in a vendor specific widget and is intended
to mimic the pin programmable gain implemented in discrete BTL amplifiers commonly used in note-
book computers.
3 functions are available on the DMIC_1/GPIO0/SPDIFOUT1 pin (pin 46). To determine which func-
tion is enabled, the order of precedence is followed:
1. If the GPIOs are enabled, they override both SPDIF_OUT and Digital Mics
2. If the GPIOs are not enabled through the AFG, then at reset, the pin is pulled low by an internal
3. If the port is enabled as an input, the digital microphones will be used.
4. If the port is enabled as an output, the SPDIF output will be used.
5. In the event that the port is enabled as an input and an output, the port will be an output and the
2 functions are available on the DMIC_CLK/GPIO1 (pin 2) and the DMIC_0/GPIO2 (pin 4) pins. To
determine which function is enabled, the order of precedence is followed:
1. If GPIOs are not enabled through the AFG, then at reset, pins 2 and 4 are pulled low by an inter-
2. If the GPIO 1 is enabled, the 2 DMIC pins become mute (unless programmed for GPIO or SPDIF
3. If the port is enabled as an input, the digital microphones will be used.
4. If the port is not enabled as an input or if the pin is configured as a GPIO, the digital microphone
pull-down resistor.
Digital Mic path will be mute.
nal pull-down resistor.
use) and pin 2 becomes an internal pull-down.If GPIO2 is enabled through the AFG, pin 4
becomes a GPIO and is pulled low by an internal pull-down resistor.
path will be mute.
In
SPDIF
Out
YES
GPI/O
YES
YES
YES
GPI
34
GP
O
VrefOut
DMIC
IN
CLK
IN
VOL
Pull
Up
Pull
Down
50K
50K
50K
V 0.987 11/09
92HD81

Related parts for IDT92HD81B1X5NLGXYCX8