ISP1504CBS,157 NXP Semiconductors, ISP1504CBS,157 Datasheet - Page 47
![RF Transceiver USB2.0 ULPI OTG](/photos/15/65/156561/hvqfn32_sml.jpg)
ISP1504CBS,157
Manufacturer Part Number
ISP1504CBS,157
Description
RF Transceiver USB2.0 ULPI OTG
Manufacturer
NXP Semiconductors
Datasheet
1.ISP1504ABS118.pdf
(83 pages)
Specifications of ISP1504CBS,157
Number Of Transceivers
1
Esd Protection
YeskV
Operating Supply Voltage (typ)
Not RequiredV
Operating Temperature Classification
Industrial
Operating Supply Voltage (max)
Not RequiredV
Operating Supply Voltage (min)
Not RequiredV
Pin Count
32
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Supply Voltage
1.65 V to 3.6 V
Mounting Style
SMD/SMT
Package / Case
HVQFN-32
Lead Free Status / RoHS Status
Compliant
Other names
935278309157 ISP1504CBS
NXP Semiconductors
ISP1504A_ISP1504C_3
Product data sheet
9.14 Aborting transfers
9.15 Avoiding contention on the ULPI data bus
The ISP1504 supports aborting transfers on the ULPI bus. For details, refer to UTMI+ Low
Pin Interface (ULPI) Specification Rev. 1.1, Section 3.8.4 .
Because the ULPI data bus is bidirectional, avoid situations in which both the link and the
PHY simultaneously drive the data bus.
The following points must be considered while implementing the data bus drive control on
the link.
After power-up and clock stabilization, default states are as follows:
When the ISP1504 wants to take control of the data bus to initiate a data transfer, it
changes the DIR value from LOW to HIGH.
At this point, the link must disable its output buffers. This must be as fast as possible so
the link must use a combinational path from DIR.
The ISP1504 will not immediately enable its output buffers, but will delay the enabling of
its buffers until the next clock edge, avoiding bus contention.
When the data transfer is no longer required by the ISP1504, it changes DIR from HIGH to
LOW and starts to immediately turn off its output drivers. The link senses the change of
DIR from HIGH to LOW, but delays enabling its output buffers for one CLOCK cycle,
avoiding data bus contention.
•
•
•
The ISP1504 drives DIR to LOW.
The data bus is input to the ISP1504.
The ULPI link data bus is output, with all data bus lines driven to LOW.
Rev. 03 — 7 April 2008
ISP1504A; ISP1504C
ULPI HS USB OTG transceiver
© NXP B.V. 2008. All rights reserved.
46 of 82