IDT77V1264L200PGI IDT, Integrated Device Technology Inc, IDT77V1264L200PGI Datasheet - Page 16

no-image

IDT77V1264L200PGI

Manufacturer Part Number
IDT77V1264L200PGI
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT77V1264L200PGI

Number Of Channels
4
Type Of Atm Phy Interface
UTOPIA
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3.13V
Operating Supply Voltage (max)
3.47V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Pin Count
144
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT77V1264L200PGI
Manufacturer:
IDT
Quantity:
1 831
2, but without the addressing, polling and selection features.
just one each of the TXSOC and RXSOC signals, which are shared across all four channels.
Registers is used to program whether the UTOPIA Level 1 bus is in cell mode or byte mode. In byte mode, the PHY is allowed to control data transfer
on a byte-by-byte basis via the TXCLAV and RXCLAV signals. In cell mode, TXCLAV and RXCLAV are ignored once the transfer of a cell has begun.
In every other way the two modes are identical. Cell mode is the default configuration and is the one described later.
IDT77V1264L200
UTOPIA Level 1 Multi-phy Interface Option
The UTOPIA Level 1 MULTI-PHY interface is based on ATM Forum document af-phy-0017. Utopia Level 1 is essentially the same as Utopia Level
Instead of addressing, this mode utilizes separate TXCLAV, TXEN, RXCLAV and RXEN signals for each channel of the 77V1264L200. There are
In addition to Utopia Level 2's cell mode transfer protocol, Utopia Level 1 also offers the option of a byte mode protocol. Bit 1 of the Master Control
RX +
RX
Decoding
NRZI
Synthesizer
Recovery
32.0MHz
OSC
Clock
& PLL
Clock
Figure 6 Utopia Level 2 Data Format and Sequence
Last
First
5
Bit 15
Payload byte 45
Payload byte 47
Payload byte 1
Payload byte 3
Figure 5 TC Receive Block Diagram
Header byte 1
Header byte 3
Header byte 5
Payload byte 5
Decoding
5b/4b
16 of 49
PHY-ATM
Interface
Control -
RECV
Payload byte 46
Payload byte 48
Header byte 2
Header byte 4
Payload byte 2
Payload byte 4
Payload byte 6
3 Cells
stuff byte
Start of Cell
4
4
RXRef
Bit 0
Command
Detection,
& Decode
Removal,
Byte
UTOPIA
or
DPI Interface
Reset
4
4
Scramble
Nibble
Scrambler
PRNG
De-
3505 drw 06
Next
.
December 2004

Related parts for IDT77V1264L200PGI