XC3SD3400A-4CSG484LI Xilinx Inc, XC3SD3400A-4CSG484LI Datasheet - Page 39

• Manufacturer Part Number: XC3SD3400A-4CSG484LI
• Description: FPGA Spartan®-3A Family 3.4M Gates 53712 Cells 667MHz 90nm Technology 1.2V 484-Pin BGA
• Manufacturer: Xilinx Inc
• Series: Spartan™-3A DSPr

Specifications of XC3SD3400A-4CSG484LI

• Package: 484BGA
• Family Name: Spartan®-3A
• Device Logic Units: 53712
• Device System Gates: 3400000
• Maximum Internal Frequency: 667 MHz
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 309
• Ram Bits: 2322432
• Package / Case: 484-CSBGA
• Mounting Type: Surface Mount
• Voltage - Supply: 1.1 V ~ 3.6 V
• Operating Temperature: -40°C ~ 100°C
• Number Of I /o: 309
• Number Of Logic Elements/cells: 5968
• Number Of Gates: 3400000
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 30: CLB Distributed RAM Switching Characteristics
Table 31: CLB Shift Register Switching Characteristics
DS610 (v3.0) October 4, 2010
Product Specification
Clock-to-Output Times
T
Setup Times
T
T
T
Hold Times
T
T
Clock Pulse Width
T
Clock-to-Output Times
T
Setup Times
T
Hold Times
T
Clock Pulse Width
T
AS
AH,
SHCKO
DS
WS
DH
WPH
REG
SRLDS
SRLDH
WPH
T
Symbol
Symbol
, T
, T
WH
WPL
WPL
Time from the active edge at the CLK input to data appearing on
the distributed RAM output
Setup time of data at the BX or BY input before the active
transition at the CLK input of the distributed RAM
Setup time of the F/G address inputs before the active transition
at the CLK input of the distributed RAM
Setup time of the write enable input before the active transition at
the CLK input of the distributed RAM
Hold time of the BX and BY data inputs after the active transition
at the CLK input of the distributed RAM
Hold time of the F/G address inputs or the write enable input after
the active transition at the CLK input of the distributed RAM
Minimum High or Low pulse width at CLK input
Time from the active edge at the CLK input to data appearing on
the shift register output
Setup time of data at the BX or BY input before the active
transition at the CLK input of the shift register
Hold time of the BX or BY data input after the active transition at
the CLK input of the shift register
Minimum High or Low pulse width at CLK input
Description
Description
Spartan-3A DSP FPGA Family: DC and Switching Characteristics
www.xilinx.com
–0.07
0.18
0.30
0.13
0.01
0.88
0.13
0.16
0.90
Min
Min
–
–
-5
-5
Speed Grade
Speed Grade
Max
1.44
Max
4.11
–
–
–
–
–
–
–
–
–
–0.02
0.36
0.59
0.13
0.01
1.01
0.18
0.16
1.01
Min
Min
–
–
-4
-4
Max
Max
1.72
4.82
–
–
–
–
–
–
–
–
–
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
39