MT48H8M32LFB5-75 IT:H Micron Technology Inc, MT48H8M32LFB5-75 IT:H Datasheet - Page 54

• Manufacturer Part Number: MT48H8M32LFB5-75 IT:H
• Description: DRAM Chip Mobile SDRAM 256M-Bit 8Mx32 1.8V 90-Pin VFBGA Tray
• Manufacturer: Micron Technology Inc
• Type: Mobile SDRAMr

Specifications of MT48H8M32LFB5-75 IT:H

• Density: 256 Mb
• Maximum Clock Rate: 133 MHz
• Package: 90VFBGA
• Address Bus Width: 14 Bit
• Operating Supply Voltage: 1.8 V
• Maximum Random Access Time: 8|6 ns
• Operating Temperature: -40 to 85 °C
• Format - Memory: RAM
• Memory Type: Mobile SDRAM
• Memory Size: 256M (8Mx32)
• Speed: 133MHz
• Interface: Parallel
• Voltage - Supply: 1.7 V ~ 1.95 V
• Package / Case: 90-VFBGA
• Organization: 8Mx32
• Address Bus: 14b
• Access Time (max): 8/6ns
• Operating Supply Voltage (typ): 1.8V
• Package Type: VFBGA
• Operating Temp Range: -40C to 85C
• Operating Supply Voltage (max): 1.95V
• Operating Supply Voltage (min): 1.7V
• Supply Current: 100mA
• Pin Count: 90
• Mounting: Surface Mount
• Operating Temperature Classification: Industrial
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

COMMAND
Timing Diagrams
Figure 34:
PDF:09005aef8219eeeb/Source: 09005aef8219eedd
256mb_x16_sdram_y36m_1.fm - Rev G 6/09 EN
BA[1:0]
ADDR
DQM
A10
CKE
CLK
DQ
1
Power-up:
V
CLK stable
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
DD
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
T = 100µs
Initialize and Load Mode Register
and
t
CMS
t
CKS
Notes: 1. PRE = PRECHARGE command; AR = AUTO REFRESH command; LMR = LOAD MODE REGIS-
T0
NOP
t
t
High-Z
CKH
CMH
t
CK
2. Only NOPs or COMMAND INHIBITs may be issued during
3. At least one NOP or COMMAND INHIBIT is required during
TER command.
ALL BANKS
t
Precharge
AS
all banks
PRE
T1
t AH
t
(
(
(
(
(
(
(
(
RP
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
Tn + 1
AR
t
RFC
(
(
(
(
(
(
(
)
54
(
)
(
(
)
(
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
(
)
)
)
)
(
)
(
(
(
)
)
)
)
)
)
)
)
2
To + 1
AR
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t
(
(
(
(
(
(
(
)
(
RFC
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
2
256Mb: x16, x32 Mobile SDRAM
t AS t AH
t
Load Mode
AS
BA0 = L,
BA1 = L
Register
CODE
Tp + 1
CODE
LMR
t
AH
t
MRD
(
(
(
(
(
(
(
(
t
)
)
)
)
)
)
(
)
(
(
(
(
(
)
(
(
(
)
)
)
)
)
)
)
)
)
RFC time.
(
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
(
)
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
)
Load Extended
Mode Register
t
MRD time.
3
BA0 = L,
BA1 = H
BA0 = L,
©2006 Micron Technology, Inc. All rights reserved.
BA1 = L
CODE
CODE
Tq + 1
LMR
Timing Diagrams
t
(
(
(
(
(
MRD
(
(
)
)
)
)
)
(
(
(
(
(
(
)
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
(
)
(
)
)
)
)
)
)
)
)
)
3
VALID
VALID
VALID
VALID
DON’T CARE
Tr + 1
(
(
(
(
(
(
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)