DSPIC33EP512MU810T-I/PT Microchip Technology, DSPIC33EP512MU810T-I/PT Datasheet - Page 452

• Manufacturer Part Number: DSPIC33EP512MU810T-I/PT
• Description: 100 PINS, 512KB Flash, 52KB RAM, 60 MHz, USB, 2xCAN, 15 DMA 100 TQFP 12x12x1mm T
• Manufacturer: Microchip Technology
• Series: dsPIC™ 33EPr

Specifications of DSPIC33EP512MU810T-I/PT

• Core Processor: dsPIC
• Core Size: 16-Bit
• Speed: 60 MIPs
• Connectivity: CAN, I²C, IrDA, LIN, QEI, SPI, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 83
• Program Memory Size: 512KB (170K x 24)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 24K x 16
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 32x10b/12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

dsPIC33EPXXXMU806/810/814 and PIC24EPXXXGU810/814
TABLE 30-2:
DS70616E-page 452
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Note
Base
Instr
#
Mnemonic
NEG
NOP
POP
PUSH
PWRSAV
RCALL
REPEAT
RESET
RETFIE
RETLW
RETURN
RLC
RLNC
RRC
RRNC
SAC
SE
SETM
SFTAC
Assembly
1:
2:
This instruction is available in dsPIC33EPXXXMU806/810/814 devices only.
Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.
NEG
NEG
NEG
NEG
NOP
NOPR
POP
POP
POP.D
POP.S
PUSH
PUSH
PUSH.D
PUSH.S
PWRSAV
RCALL
RCALL
REPEAT
REPEAT
RESET
RETFIE
RETLW
RETURN
RLC
RLC
RLC
RLNC
RLNC
RLNC
RRC
RRC
RRC
RRNC
RRNC
RRNC
SAC
SAC.R
SE
SETM
SETM
SETM
SFTAC
SFTAC
INSTRUCTION SET OVERVIEW (CONTINUED)
Acc
f
f,WREG
Ws,Wd
f
Wdo
Wnd
f
Wso
Wns
Expr
Wn
#lit15
Wn
#lit10,Wn
f
f,WREG
Ws,Wd
f
f,WREG
Ws,Wd
f
f,WREG
Ws,Wd
f
f,WREG
Ws,Wd
Acc,#Slit4,Wdo
Acc,#Slit4,Wdo
Ws,Wnd
f
WREG
Ws
Acc,Wn
Acc,#Slit6
#lit1
(1)
Assembly Syntax
(1)
(1)
(1)
(1)
Preliminary
Negate Accumulator
f = f + 1
WREG = f + 1
Wd = Ws + 1
No Operation
No Operation
Pop f from Top-of-Stack (TOS)
Pop from Top-of-Stack (TOS) to Wdo
Pop from Top-of-Stack (TOS) to
W(nd):W(nd + 1)
Pop Shadow Registers
Push f to Top-of-Stack (TOS)
Push Wso to Top-of-Stack (TOS)
Push W(ns):W(ns + 1) to Top-of-Stack
(TOS)
Push Shadow Registers
Go into Sleep or Idle mode
Relative Call
Computed Call
Repeat Next Instruction lit15 + 1 times
Repeat Next Instruction (Wn) + 1 times
Software device Reset
Return from interrupt
Return with literal in Wn
Return from Subroutine
f = Rotate Left through Carry f
WREG = Rotate Left through Carry f
Wd = Rotate Left through Carry Ws
f = Rotate Left (No Carry) f
WREG = Rotate Left (No Carry) f
Wd = Rotate Left (No Carry) Ws
f = Rotate Right through Carry f
WREG = Rotate Right through Carry f
Wd = Rotate Right through Carry Ws
f = Rotate Right (No Carry) f
WREG = Rotate Right (No Carry) f
Wd = Rotate Right (No Carry) Ws
Store Accumulator
Store Rounded Accumulator
Wnd = sign-extended Ws
f = 0xFFFF
WREG = 0xFFFF
Ws = 0xFFFF
Arithmetic Shift Accumulator by (Wn)
Arithmetic Shift Accumulator by Slit6
Description
 2009-2011 Microchip Technology Inc.
Words
# of
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Cycles
6 (5)
6 (5)
6 (5)
# of
1
1
1
1
1
1
1
1
2
1
1
1
2
1
1
4
4
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
(2)
Status Flags
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
WDTO,Sleep
OA,OB,OAB,
OA,OB,OAB,
OA,OB,OAB,
SA,SB,SAB
SA,SB,SAB
SA,SB,SAB
Affected
C,N,Z
C,N,Z
C,N,Z
C,N,Z
C,N,Z
C,N,Z
C,N,Z
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
None
SFA
SFA
SFA
SFA
SFA
N,Z
N,Z
N,Z
N,Z
N,Z
N,Z
All