CY8C3665PVI-008 Cypress Semiconductor Corp, CY8C3665PVI-008 Datasheet - Page 66

• Manufacturer Part Number: CY8C3665PVI-008
• Description: CY8C3665PVI-008
• Manufacturer: Cypress Semiconductor Corp
• Series: PSOC™ 3 CY8C36xxr

Specifications of CY8C3665PVI-008

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 67MHz
• Connectivity: EBI/EMI, I²C, LIN, SPI, UART/USART
• Peripherals: CapSense, DMA, POR, PWM, WDT
• Number Of I /o: 25
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.71 V ~ 5.5 V
• Data Converters: A/D 2x12b, D/A 4x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Technology: CMOS
• Processing Unit: Microcontroller
• Operating Supply Voltage (min): 1.8V
• Operating Supply Voltage (typ): 2.5/3.3/5V
• Operating Supply Voltage (max): 5.5V
• Package Type: SSOP
• Screening Level: Industrial
• Pin Count: 48
• Mounting: Surface Mount
• Rad Hardened: No
• Processor Series: CY8C36
• Core: 8051
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: I2C, SPI, UART, USB
• Maximum Clock Frequency: 67 MHz
• Number Of Programmable I/os: 28 to 72
• Number Of Timers: 4
• Operating Supply Voltage: 0.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Controller Family/series: (8051) PSOC 3
• No. Of I/o's: 25
• Eeprom Memory Size: 1KB
• Ram Memory Size: 4KB
• Cpu Speed: 67MHz
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 11-3. AC Specifications
Document Number: 001-53413 Rev. *K
Note
F
F
Svdd
T
T
T
T
28. Based on device characterization (Not production tested).
STARTUP
SLEEP
IO_INIT
CPU
BUSCLK
HIBERNATE
Parameter
CPU frequency
Bus frequency
V
Time from V
≥ IPOR to I/O ports set to their reset
states
Time from V
≥ PRES to CPU executing code at
reset vector
Wakeup from sleep mode –
Application of non–LVD interrupt to
beginning of execution of next CPU
instruction
Wakeup from hibernate mode –
Application of external interrupt to
beginning of execution of next CPU
instruction
DD
ramp rate
Description
DDD
DDD
[28]
/V
/V
DDA
DDA
1.71 V
/V
/V
5.5 V
3.3 V
0.5 V
0 V
CCD
CCD
DC
/V
/V
CCA
CCA
Figure 11-4. F
Valid Operating Region with SMP
1.71 V ≤ V
1.71 V ≤ V
V
V
boot mode (48 MHz typ.)
V
V
IMO boot mode (12 MHz typ.)
CCA
DDA
CCA
DDA
Valid Operating Region
/V
/V
/V
/V
CPU Frequency
1 MHz
DDA
DDD
CCD
DDD
DDD
DDD
Conditions
, no PLL used, fast IMO
, no PLL used, slow
= regulated from
= regulated from
CPU
≤ 5.5 V
≤ 5.5 V
vs. V
DD
10 MHz
67 MHz
PSoC
Min
DC
DC
–
–
–
–
–
–
®
3: CY8C36 Family
Typ
–
–
–
–
–
–
–
–
Data Sheet
67.01
67.01
Max
100
10
33
66
15
Page 66 of 125
1
Units
MHz
MHz
V/ns
µs
µs
µs
µs
µs
[+] Feedback