5M80ZT100C5N Altera, 5M80ZT100C5N Datasheet - Page 32

no-image

5M80ZT100C5N

Manufacturer Part Number
5M80ZT100C5N
Description
ALTERA
Manufacturer
Altera
Series
MAX Vr

Specifications of 5M80ZT100C5N

Cpld Type
FLASH
No. Of Macrocells
64
No. Of I/o's
79
Propagation Delay
7.5ns
Global Clock Setup Time
4.6ns
Frequency
118.3MHz
Supply Voltage Range
1.71V To 1.89V
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
80
Number Of Macrocells
64
Number Of Gates
-
Number Of I /o
79
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP
Rohs Compliant
Yes
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA
Quantity:
825
Part Number:
5M80ZT100C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA
0
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
2–26
I/O Structure
MAX V Device Handbook
IOEs support many features, including:
MAX V device IOEs contain a bidirectional I/O buffer.
IOE structure. Registers from adjacent LABs can drive to or be driven from the IOE’s
bidirectional I/O buffers. The Quartus II software automatically attempts to place
registers in the adjacent LAB with fast I/O connection to achieve the fastest possible
clock-to-output and registered output enable timing. When the fast input registers
option is enabled, the Quartus II software automatically routes the register to
guarantee zero hold time. You can set timing assignments in the Quartus II software
to achieve desired I/O timing.
LVTTL, LVCMOS, LVDS, and RSDS I/O standards
3.3-V, 32-bit, 33-MHz PCI compliance
JTAG boundary-scan test (BST) support
Programmable drive strength control
Weak pull-up resistors during power-up and in system programming
Slew-rate control
Tri-state buffers with individual output enable control
Bus-hold circuitry
Programmable pull-up resistors in user mode
Unique output enable per pin
Open-drain outputs
Schmitt trigger inputs
Fast I/O connection
Programmable input delay
Figure 2–19
December 2010 Altera Corporation
Chapter 2: MAX V Architecture
shows the MAX V
I/O Structure

Related parts for 5M80ZT100C5N