IPR-PCIE/4 Altera, IPR-PCIE/4 Datasheet - Page 83
IPR-PCIE/4
Manufacturer Part Number
IPR-PCIE/4
Description
IP CORE Renewal Of IP-PCIE/4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x4 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 83 of 256
- Download datasheet (2Mb)
Specifications
Altera Corporation
December 2006
Transmit Interface Operation Signals
The transmit interface is established per initialized virtual channel and is
based on two independent busses, one for the descriptor phase
(tx_desc[127:0]) and one for the data phase (tx_data[63:0]).
Every transaction includes a descriptor. A descriptor is a standard
transaction layer packet header as defined by the PCI Express Base
Specification Revision 1.0a with the exception of bits 126 and 127, which
indicate the transaction layer packet group as described in the following
section. Only transaction layer packets with a normal data payload
include one or more data phases.
Transmit Data Path Signals
The MegaCore function assumes that transaction layer packets sent by
the application layer are well-formed, i.e., the MegaCore function will not
detect if the application layer sends it a malformed transaction layer
packet.
Transmit data path signals can be divided into two groups:
■
■
1
Descriptor Phase signals
Data Phase signals
PCI Express Compiler Version 6.1
In the following tables, transmit interface signal names suffixed
with 0 are for virtual channel 0. If the MegaCore function
implements additional virtual channels, there are an additional
set of signals suffixed with the virtual channel number.
PCI Express Compiler User Guide
3–45
Related parts for IPR-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: