IPR-PCIE/4 Altera, IPR-PCIE/4 Datasheet - Page 223
IPR-PCIE/4
Manufacturer Part Number
IPR-PCIE/4
Description
IP CORE Renewal Of IP-PCIE/4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x4 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 223 of 256
- Download datasheet (2Mb)
Altera Corporation
December 2006
k_rxro
k_conf[15:0]
k_conf[31:16]
k_conf[39:32]
k_conf[63:40]
k_conf[79:64]
k_conf[95:80]
k_conf[98:96]
k_conf[99]
k_conf[100]
k_conf[101]
k_conf[104:102]
k_conf[105]
k_conf[106]
k_conf[107]
k_conf[108]
k_conf[109]
k_conf[110]
k_conf[111]
k_conf[112]
Table A–2. Configuration Signals for x8 MegaCore Functions
Signal
Fixed to 1
Capabilities:
Vendor ID
Capabilities:
Device ID
Capabilities:
Revision ID
Capabilities:
Class Code
Capabilities:
Subsystem
Vendor ID
Capabilities:
Subsystem
Device ID
Fixed to 0b010
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Fixed to 0
Value or Wizard
Page/Label
PCI Express Compiler Version 6.1
Receive Reordering: This signal implements reordering
capabilities on the Receive Path.
Vendor ID register.
Device ID register.
Revision ID register.
Class code register.
Subsystem vendor ID register.
Subsystem device ID register.
Power management capabilities register version field (set to 010).
Power management capabilities register PME clock field.
Reserved.
Power management capabilities register device-specific
initialization (DSI) field.
Power management capabilities register maximum auxiliary
current required while in d3cold to support PME.
Power management capabilities register D1 support bit.
Power management capabilities register D2 support bit.
Power management capabilities register PME message can be
sent in D0 state bit.
Power management capabilities register PME message can be
sent in D1 state bit.
Power management capabilities register PME message can be
sent in D2 state bit.
Power management capabilities register PME message can be
sent in D3 hot state bit.
Power management capabilities register PME message can be
sent in D3 cold state bit.
Reserved.
0: no Receive reordering
1: Receive reordering
Description
PCI Express Compiler User Guide
A–7
Related parts for IPR-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: