LPC2292FBD144 NXP Semiconductors, LPC2292FBD144 Datasheet - Page 45

16/32BIT ARM7 MCU, 256K FLASH, 144LQFP

LPC2292FBD144

Manufacturer Part Number
LPC2292FBD144
Description
16/32BIT ARM7 MCU, 256K FLASH, 144LQFP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC2292FBD144

No. Of I/o's
112
Ram Memory Size
16KB
Cpu Speed
60MHz
No. Of Timers
2
No. Of Pwm Channels
6
Digital Ic Case
RoHS Compliant
Core Size
32bit
Program Memory Size
256KB
Oscillator Type
External Only
Controller Family/series
LPC22xx
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2292FBD144
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2292FBD144
Manufacturer:
NXP
Quantity:
2
Part Number:
LPC2292FBD144
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
LPC2292FBD144
Quantity:
3 000
Part Number:
LPC2292FBD144,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2292FBD144/00
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2292FBD144/01
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2292FBD144/01
Manufacturer:
NXP
Quantity:
2 000
Part Number:
LPC2292FBD144/01
Manufacturer:
NXP
Quantity:
3
Part Number:
LPC2292FBD144/01
0
Part Number:
LPC2292FBD144/01,5
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
Table 12.
C
[1]
[2]
[3]
[4]
[5]
Table 13.
[1]
LPC2292_2294_7
Product data sheet
Symbol
t
t
t
t
t
t
t
Access cycle
standard read
standard write
burst read - initial
burst read - subsequent 3
BLSHDNV
CHDV
CHWEL
CHBLSL
CHWEH
CHBLSH
CHDNV
L
= 25 pF, T
Except on initial access, in which case the address is set up T
T
Latest of address valid, CS LOW, OE LOW to data valid.
Address valid to data valid.
Earliest of CS HIGH, OE HIGH, address change to data invalid.
See the LPC2119/2129/2194/2292/2294 User Manual for a description of the WSTn bits.
cy(CCLK)
External memory interface dynamic characteristics
Parameter
BLS HIGH to data invalid
time
XCLK HIGH to data valid
time
XCLK HIGH to WE LOW
time
XCLK HIGH to BLS LOW
time
XCLK HIGH to WE HIGH
time
XCLK HIGH to BLS HIGH
time
XCLK HIGH to data invalid
time
Standard read access specifications
=
amb
1
CCLK
= 40 C
.
Max frequency
f
f
f
f
MAX
MAX
MAX
MAX
--------------------------------
t
--------------------------------- -
t
------------------------------- -
t
-------------------------------- -
t
RAM
WRITE
INIT
ROM
2
2
1
Conditions
+
+
+
WST 1
WST 1
+
+
WST 2
+
1
20 ns
20 ns
+
20 ns
5 ns
Rev. 7 — 4 December 2008
16/32-bit ARM microcontrollers with external memory interface
WST 1
WST
WST
integer
N/A
WST 1
WST 2
cy(CCLK)
[2]
[1]
0; round up to
setting
Min
(2
-
-
-
-
-
-
t
------------------------------- - 2
t
-------------------------------- 2
t
------------------------------------------- -
INIT
RAM
WRITE
t
t
cy CCLK
earlier.
cy CCLK
…continued
T
t
cy CCLK
+
cy(CCLK)
+
20 ns
20 ns
t
CYC
)
+
5
5
LPC2292/LPC2294
Memory access time requirement
t
t
t
t
INIT
RAM
WRITE
ROM
t
t
t
cy CCLK
cy CCLK
cy CCLK
Typ Max
-
-
-
-
-
-
-
t
cy CCLK
(2
10
10
10
10
10
10
T
20 ns
© NXP B.V. 2008. All rights reserved.
2
2
cy(CCLK)
+
+
1
WST 1
WST 1
+
WST 2
) + 5 ns
20 ns
45 of 53
20 ns
Unit
ns
ns
ns
ns
ns
ns
5 ns

Related parts for LPC2292FBD144