LAN9218-MT SMSC, LAN9218-MT Datasheet - Page 17

CONTROLLER, ENET, 10/100, 100TQFP

LAN9218-MT

Manufacturer Part Number
LAN9218-MT
Description
CONTROLLER, ENET, 10/100, 100TQFP
Manufacturer
SMSC
Datasheet

Specifications of LAN9218-MT

Data Rate
100Mbps
No. Of Ports
2
Ethernet Type
IEEE 802.3 / 802.3u
Supply Current
40mA
Supply Voltage Range
2.97V To 3.63V
Operating Temperature Range
0°C To +70°C
Digital Ic Case Style
TQFP
Interface Type
HBI
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9218-MT
Manufacturer:
Standard
Quantity:
715
Part Number:
LAN9218-MT
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN9218-MT
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN9218-MT
0
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX
Datasheet
SMSC
EEPROM Clock,
EEPROM Data,
GPO3, TX_EN,
EEPROM Chip
GPO4 RX_DV,
D32/nD16
LAN9218
TX_CLK,
RX_CLK
NAME
Select
Note: The pin names for the twisted pair pins shown above apply to a normal connection. If HP Auto-
MDIX is enabled and a reverse connection is detected, or a reverse connection is manually
selected, the input pins become outputs, and vice-versa, as indicated in the descriptions.
RX_DV/RX_CLK
TX_EN/TX_CLK
EECLK/GPO4/
EEDIO/GPO3/
(D32/nD16
SYMBOL
EECS
Table 2.4 Serial EEPROM Interface Signals
)
BUFFER
TYPE
I/O8
O8
O8
DATASHEET
17
NUM
PINS
1
1
1
EEPROM Data: This bi-directional pin can be
connected to a serial EEPROM DIO. This is
optional.
General Purpose Output 3: This pin can also
function as a general purpose output, or it can
be configured to monitor the TX_EN or
TX_CLK signals on the internal MII port. When
configured as a GPO signal, or as a
TX_EN/TX_CLK monitor, the EECS pin is
deasserted so as to never unintentionally
access the serial EEPROM. This signal cannot
function as a general-purpose input.
Data Bus Width Select: This signal also
functions as a configuration input on power-up
and is used to select the host bus data width.
Upon deassertion of reset, the value of the
input is latched. When high, a 32-bit data bus
is utilized. When low, a 16-bit interface is
utilized.
Serial EEPROM chip select.
EEPROM Clock: Serial EEPROM Clock pin.
General Purpose Output 4: This pin can also
function as a general-purpose output, or it can
be configured to monitor the RX_DV or
RX_CLK signals on the internal MII port. When
configured as a GPO signal, or as an
RX_DV/RX_CLK monitor, the EECS pin is
deasserted so as to never unintentionally
access the serial EEPROM. This signal cannot
function as a general-purpose input.
Note:
When the EEPROM interface is not
used, the EECLK pin must be left
unconnected.
DESCRIPTION
Revision 1.93 (11-27-07)

Related parts for LAN9218-MT