LAN9218-MT SMSC, LAN9218-MT Datasheet - Page 124

CONTROLLER, ENET, 10/100, 100TQFP

LAN9218-MT

Manufacturer Part Number
LAN9218-MT
Description
CONTROLLER, ENET, 10/100, 100TQFP
Manufacturer
SMSC
Datasheet

Specifications of LAN9218-MT

Data Rate
100Mbps
No. Of Ports
2
Ethernet Type
IEEE 802.3 / 802.3u
Supply Current
40mA
Supply Voltage Range
2.97V To 3.63V
Operating Temperature Range
0°C To +70°C
Digital Ic Case Style
TQFP
Interface Type
HBI
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9218-MT
Manufacturer:
Standard
Quantity:
715
Part Number:
LAN9218-MT
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN9218-MT
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN9218-MT
0
Revision 1.93 (11-27-07)
6.7
SYMBOL
t
cycle
t
t
t
FIFO_SEL
nCS, nWR
Data Bus
t
t
t
asu
dsu
csh
csl
ah
dh
A[2:1]
In this mode the upper address inputs are not decoded, and any write to the LAN9218 will write the
TX Data FIFO. This mode is enabled when FIFO_SEL is driven high during a write access. This is
normally accomplished by connecting the FIFO_SEL signal to a high-order address line. This mode is
useful when the host processor must increment its address when accessing the LAN9218. Timing is
identical to a PIO write, and the FIFO_SEL signal has the same timing characteristics as the address
lines.
Timing for 16-bit and 32-bit cycles is identical with the exception that D[31:16] is ignored during a 16-
bit write. Note that address lines A[2:1] are still used when the LAN9218 is operating in 32-bit and 16-
bit mode. Address bits A[7:3] are ignored.
Note: The “Data Bus” width is 32 bits with optional support for 16-bit bus widths.
Note: A TX Data FIFO Direct PIO Write cycle begins when both nCS and nWR are asserted. The
TX Data FIFO Direct PIO Writes
DESCRIPTION
Write Cycle Time
nCS, nWR Assertion Time
nCS, nWR Deassertion Time
Address, FIFO_SEL Setup to nCS, nWR Assertion
Address, FIFO_SEL Hold Time
Data Setup to nCS, nWR Deassertion
Data Hold Time
cycle ends when either or both nCS and nWR are deasserted. They may be asserted and
deasserted in any order.
Figure 6.6 TX Data FIFO Direct PIO Write Timing
Table 6.8 TX Data FIFO Direct PIO Write Timing
DATASHEET
124
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX
MIN
45
32
13
0
0
7
0
TYP
MAX
SMSC
Datasheet
LAN9218
UNITS
ns
ns
ns
ns
ns
ns
ns

Related parts for LAN9218-MT