LAN9218-MT SMSC, LAN9218-MT Datasheet - Page 42

• Manufacturer Part Number: LAN9218-MT
• Description: CONTROLLER, ENET, 10/100, 100TQFP
• Manufacturer: SMSC

Specifications of LAN9218-MT

• Data Rate: 100Mbps
• No. Of Ports: 2
• Ethernet Type: IEEE 802.3 / 802.3u
• Supply Current: 40mA
• Supply Voltage Range: 2.97V To 3.63V
• Operating Temperature Range: 0°C To +70°C
• Digital Ic Case Style: TQFP
• Interface Type: HBI
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

APPLICATION NOTE: Under normal conditions, the READY bit in PMT_CTRL will be set (high -”1”) after an internal
APPLICATION NOTE: Under normal conditions, the READY bit in PMT_CTRL will be set (high -”1”) immediately. If
APPLICATION NOTE: Under normal conditions, the READY bit in PMT_CTRL will be set (high -”1”) within 2 ms. If
APPLICATION NOTE: Under normal conditions, the READY bit in PMT_CTRL will be set (high -”1”) immediately,
Revision 1.93 (11-27-07)
3.10.1
3.10.2
3.10.3
3.10.4
3.10.5
3.10.5.1
Power-On Reset (POR)
A Power-On reset occurs whenever power is initially applied to the LAN9218, or if power is removed
and reapplied to the LAN9218. A timer within the LAN9218 will assert the internal reset for
approximately 22ms. The READY bit in the PMT_CTRL register can be read from the host interface
and will read back a ‘0’ until the POR is complete. Upon completion of the POR, the READY bit in
PMT_CTRL is set high, and the LAN9218 can be configured via its control registers.
Hardware Reset Input (nRESET)
A hardware reset will occur when the nRESET input signal is driven low. The READY bit in the
PMT_CTRL register can be read from the host interface, and will read back a ‘0’ until the hardware
reset is complete. Upon completion of the hardware reset, the READY bit in PMT_CTRL is set high.
After the “READY” bit is set, the LAN9218 can be configured via its control registers. The nRESET
signal is pulled-high internally by the LAN9218 and can be left unconnected if unused. If used,
nRESET must be driven low for a minimum period as defined in
page
Resume Reset Timing
After issuing a write to the BYTE_TEST register to wake the LAN9218 from a power-down state, the
READY bit in PMT_CTRL will assert (set High) within 2ms.
Soft Reset (SRST)
Soft reset is initiated by writing a ‘1’ to bit 0 of the HW_CFG register (SRST). This self-clearing bit will
return to ‘0’ after approximately 2 μs, at which time the Soft Reset is complete. Soft reset does not
clear control register bits marked as NASR.
PHY Reset Timing
The following sections specify the operation and time required for the internal PHY to become
operational after various resets or when returning from the reduced power state.
PHY Soft Reset via PMT_CTRL bit 10 (PHY_RST)
The PHY soft reset is initiated by writing a ‘1’ to bit 10 of the PMT_CTRL register (PHY_RST). This
self-clearing bit will return to ‘0’ after approximately 100 μs, at which time the PHY reset is complete.
125.
reset (22ms). If the software driver polls this bit and it is not set within 100ms, then an error
condition occurred.
the software driver polls this bit and it is not set within 100ms, then an error condition
occurred.
the software driver polls this bit and it is not set within 100ms, then an error condition
occurred.
(within 2μs). If the software driver polls this bit and it is not set within 100ms, then an error
condition occurred.
DATASHEET
42
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX
Section 6.8, "Reset Timing," on
SMSC
Datasheet
LAN9218