LAN9218-MT SMSC, LAN9218-MT Datasheet - Page 12

CONTROLLER, ENET, 10/100, 100TQFP

LAN9218-MT

Manufacturer Part Number
LAN9218-MT
Description
CONTROLLER, ENET, 10/100, 100TQFP
Manufacturer
SMSC
Datasheet

Specifications of LAN9218-MT

Data Rate
100Mbps
No. Of Ports
2
Ethernet Type
IEEE 802.3 / 802.3u
Supply Current
40mA
Supply Voltage Range
2.97V To 3.63V
Operating Temperature Range
0°C To +70°C
Digital Ic Case Style
TQFP
Interface Type
HBI
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9218-MT
Manufacturer:
Standard
Quantity:
715
Part Number:
LAN9218-MT
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN9218-MT
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN9218-MT
0
Revision 1.93 (11-27-07)
1.2
1.3
1.4
Wakup Indicator
SRAM I/F
PME
FIFO_SEL
IRQ
This section provides an overview of each of these functional blocks as shown in
Block
The LAN9218 integrates an IEEE 802.3 physical layer for twisted pair Ethernet applications. The PHY
can be configured for either 100 Mbps (100BASE-TX) or 10 Mbps (10BASE-T) Ethernet operation in
either full or half duplex configurations. The PHY block supports HP Auto-MDIX and auto-negotiation.
Minimal external components are required for the utilization of the Integrated PHY.
The transmit and receive data paths are separate within the MAC allowing the highest performance
especially in full duplex mode. The data paths connect to the PIO interface Function via separate
busses to increase performance. Payload data as well as transmit and receive status is passed on
these busses.
A third internal bus is used to access the MAC’s Control and Status Registers (CSR’s). This bus is
accessible from the host through the PIO interface function.
On the backend, the MAC interfaces with the internal 10/100 PHY through a MII (Media Independent
Interface) port internal to the LAN9218. The MAC CSR's also provide a mechanism for accessing the
PHY’s internal registers through the internal SMI (Serial Management Interface) bus.
Internal Block Overview
10/100 Ethernet PHY
10/100 Ethernet MAC
Diagram".
Host Bus Interface
Power Management
PIO Controller
Controller
GP Timer
Interrupt
(HBI)
Figure 1.2 Internal Block Diagram
Configurable RX FIFO
Configurable TX FIFO
RX Status FIFO
TX Status FIFO
2kB to 14kB
2kB to 14kB
3.3V to 1.8V
Regulator
DATASHEET
+3.3V
12
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX
25MHz
PLL
Ethernet
Buffer - 128 bytes
Buffer - 2K bytes
MIL - TX Elastic
MIL - RX Elastic
10/100
MAC
Controller
(Optional)
EEPROM
EEPROM
Ethernet
10/100
PHY
Figure 1.2, "Internal
SMSC
Datasheet
LAN9218
LAN

Related parts for LAN9218-MT