LAN9215-MT SMSC, LAN9215-MT Datasheet - Page 38
![CONTROLLER, ENET, NON-PCI, 100TQFP](/photos/19/0/190054/42334689_sml.jpg)
LAN9215-MT
Manufacturer Part Number
LAN9215-MT
Description
CONTROLLER, ENET, NON-PCI, 100TQFP
Manufacturer
SMSC
Specifications of LAN9215-MT
Data Rate
100Mbps
No. Of Ports
2
Ethernet Type
IEEE 802.3 / 802.3u
Supply Current
40mA
Supply Voltage Range
2.97V To 3.63V
Operating Temperature Range
0°C To +70°C
Digital Ic Case Style
TQFP
Interface Type
HBI
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN9215-MT
Manufacturer:
BROADCOM
Quantity:
450
Company:
Part Number:
LAN9215-MT
Manufacturer:
Standard
Quantity:
1 643
Company:
Part Number:
LAN9215-MT
Manufacturer:
SMSC
Quantity:
9
Part Number:
LAN9215-MT
Manufacturer:
SMSC
Quantity:
20 000
Revision 1.2 (03-29-06)
3.11.2.2
MAC and Host
Internal Clock
Management
MAC Power
LAN9215
Interface
BLOCK
PHY
Note 3.7
Once the READY bit is set, the LAN9215 is ready to resume normal operation. At this time the WUPS
field can be cleared.
D2 Sleep
In this state, as shown in
placed in a reduced power state. To enter this state, the EDPWRDOWN bit in register 17 of the PHY
(Mode Control/Status register) must be set. This places the PHY in the Energy Detect mode. The
PM_MODE bits in the PMT_CTRL register must then be set to 10b. Upon setting the PM_MODE bits,
the LAN9215 will enter the D2 sleep state. The READY bit in PMT_CTRL is cleared when entering the
D2 state.
Note 3.8
If properly enabled via the ED_EN and PME_EN bits, the LAN9215 will assert the PME hardware
signal upon detection of a valid carrier. Upon detection, the WUPS field in PMT_CTRL will be set to
a 01b.
Note 3.9
A write to the BYTE_TEST register, regardless of whether a carrier was detected, will return the
LAN9215 to the D0 state and will reset the PM_MODE field to the D0 state. As noted above, the host
is required to check the READY bit and verify that it is set before attempting any other reads or writes
of the device. Before the LAN9215 is fully awake from this state the EDPWRDOWN bit in register 17
of the PHY must be cleared in order to wake the PHY. Do not attempt to clear the EDPWRDOWN bit
until the READY bit is set. After clearing the EDPWRDOWN bit the LAN9215 is ready to resume
normal operation. At this time the WUPS field can be cleared.
The host must do only read accesses prior to the ready bit being set.
If carrier is present when this state is entered detection will occur immediately.
The PME interrupt status bit on the INT_STS register (PME_INT) is set regardless of the
setting of PME_EN.
(NORMAL OPERATION)
Full ON
Full ON
Full ON
Full ON
Table 3.9 Power Management States
D0
Table
KEY
CLOCK ON
BLOCK DISABLED – CLOCK ON
FULL OFF
3.9, all clocks to the MAC and host bus are disabled, and the PHY is
DATASHEET
RX Power Mgmt. Block
38
Highly Efficient 10/100 Ethernet Controller with HP Auto-MDIX
Full ON
Full ON
(WOL)
OFF
D1
On
Energy Detect Power-Down
(ENERGY DETECT)
OFF
OFF
OFF
D2
SMSC LAN9215
Datasheet