CS8420-CS Cirrus Logic Inc, CS8420-CS Datasheet - Page 55

Transceiver IC

CS8420-CS

Manufacturer Part Number
CS8420-CS
Description
Transceiver IC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS8420-CS

Audio Control Type
Sample Rate Converter
Supply Voltage Range
4.75V To 5.25V
Operating Temperature Range
-10°C To +70°C
Audio Ic Case Style
SOIC
No. Of Pins
28
Msl
MSL 2 - 1 Year
Frequency Max
108GHz
Bandwidth
20kHz
Rohs Compliant
No
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8420-CS
Manufacturer:
CRY
Quantity:
5 510
Part Number:
CS8420-CS
Manufacturer:
CIRRUS
Quantity:
225
Part Number:
CS8420-CS
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS8420-CS*
Manufacturer:
NEC
Quantity:
700
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
319
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
9 908
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Audio Output Interface:
SDOUT - Serial Audio Output Port Data Output
OSCLK - Serial Audio Output Port Bit Clock Input or Output
OLRCK - Serial Audio Output Port Left/Right Clock Input or Output
AES3/SPDIF Transmitter Interface:
TXN, TXP - Differential Line Driver Outputs
TCBL - Transmit Channel Status Block Start
CUVEN - C, U and V bit Input Enable Mode Input
EMPH/V - Pre-emphasis Indicator Input or V bit Input
COPY/C - COPY Channel Status bit Input or C bit Input
ORIG/U - ORIG Channel Status bit Input or U bit Input
DS245PP2
Audio data serial output pin. This is also a start-up option pin, and requires a pull-up or pull-down
resistor.
Serial bit clock for audio data on the SDOUT pin.
Word rate clock for the audio data on the SDOUT pin. The frequency will be at the output sample rate
(Fso).
Differential line driver outputs, transmitting AES3 type data. Drivers are pulled to low while the CS8420
is in the reset state.
When operated as output, TCBL is high during the first sub-frame of a transmitted channel status block,
and low at all other times. When operated as input, driving TCBL high for at least three OMCK clocks
will cause the current transmitted sub-frame to be the start of a channel status block.
The CUVEN pin determines how the channel status data, user data and validity bit is input. When
CUVEN is low, hardware mode 2A is selected, where the EMPH/V, COPY/C and ORIG/U pins are used
to enter selected channel status data. When CUVEN is high, hardware 2B is selected, where the
EMPH/V, COPY/C and ORIG/U pins are used to enter serial C, U and V data.
In mode 2A EMPH/V low sets the 3 EMPH channel status bits to indicate 50/15
EMPH/V high sets the 3 EMPH bits to 000 indicating no pre-emphasis. In mode 2B EMPH/V low sets
the V bit to indicate valid audio. EMPH/V high sets the V-bit to indicate non-valid audio.
In mode 2A, the COPY/C pin determines the state of the COPY, PRO and L Channel Status bits in the
outgoing AES3 type data stream (See Table 7). In mode 2B, COPY/C becomes the direct C bit input
data pin.
In mode 2A, the ORIG/U pin determines the state of the COPY, PRO and L Channel Status bits in the
outgoing AES3 type data stream. (See Table 7). In mode 2B, ORIG/U becomes the direct U bit input
data pin.
s pre-emphasis.
CS8420
55

Related parts for CS8420-CS