CS8420-CS Cirrus Logic Inc, CS8420-CS Datasheet - Page 41

Transceiver IC

CS8420-CS

Manufacturer Part Number
CS8420-CS
Description
Transceiver IC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS8420-CS

Audio Control Type
Sample Rate Converter
Supply Voltage Range
4.75V To 5.25V
Operating Temperature Range
-10°C To +70°C
Audio Ic Case Style
SOIC
No. Of Pins
28
Msl
MSL 2 - 1 Year
Frequency Max
108GHz
Bandwidth
20kHz
Rohs Compliant
No
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8420-CS
Manufacturer:
CRY
Quantity:
5 510
Part Number:
CS8420-CS
Manufacturer:
CIRRUS
Quantity:
225
Part Number:
CS8420-CS
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS8420-CS*
Manufacturer:
NEC
Quantity:
700
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
319
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
9 908
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
20 000
11.17 Channel Status Data Buffer Control (18)
BSEL
CBMR
DETCI
EFTCI
CAM
CHS
DS245PP2
7
0
0 - Data buffer address space contains Channel Status data (default)
1 - Data buffer address space contains User data
0 - Allow D to E buffer transfers to overwrite the first 5 bytes of channel status data
1 - Prevent D to E buffer transfers from overwriting first 5 bytes of channel status data
0 - Allow C-data D to E buffer transfers (default)
1 - Inhibit C-data D to E buffer transfers
0 - Allow C-data E to F buffer transfers (default)
1 - Inhibit C-data E to F buffer transfers
0 - One byte mode
1 - Two byte mode
0 - Channel A information is displayed at the EMPH pin and in the receiver channel
1 - Channel B information is displayed at the EMPH pin and in the receiver channel
Selects the data buffer register addresses to contain User data or Channel Status data
Control for the first 5 bytes of channel status “E” buffer
D to E C-data buffer transfer inhibit bit.
E to F C-data buffer transfer inhibit bit.
C-data buffer control port access mode bit
Channel select bit
6
0
(default)
status register. Channel A information is output during control port reads when
CAM is set to 0 (One Byte Mode)
status register. Channel B information is output during control port reads when
CAM is set to 0 (One Byte Mode)
BSEL
5
CBMR
4
DETCI
3
EFTCI
2
CAM
1
CS8420
CHS
0
41

Related parts for CS8420-CS