ML610Q432A-NNNTC03A7 Rohm Semiconductor, ML610Q432A-NNNTC03A7 Datasheet - Page 131

no-image

ML610Q432A-NNNTC03A7

Manufacturer Part Number
ML610Q432A-NNNTC03A7
Description
MCU 8BIT 64K FLASH 128-TQFP
Manufacturer
Rohm Semiconductor

Specifications of ML610Q432A-NNNTC03A7

Core Processor
nX-U8/100
Core Size
8-Bit
Speed
4.2MHz
Connectivity
I²C, SSP, UART/USART
Peripherals
LCD, Melody Driver, POR, PWM, WDT
Number Of I /o
14
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Ram Size
3K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 2x12b, 2x24b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 70°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ML610Q432A-NNNTC03A7
Manufacturer:
Rohm
Quantity:
750
Part Number:
ML610Q432A-NNNTC03A7
Manufacturer:
Rohm Semiconductor
Quantity:
10 000
8.3
prevent the reading of undefined data during counting.
Figure 8-2 shows an example of program to read RTC registers.
RTC can generate a periodic interrupt (RTCINT) that occurs at a fixed cycle, an alarm 0 interrupt (AL0INT) that
occurs as a result of the coincidence of day-of-the-week/hour/minute data, and an alarm 1 interrupt that occurs as a
result of the coincidence of month, day, hour, or minute data.
Options available for periodic interrupts by using the RINT1 and RINT0 bits of RTCCON include periodic interrupt
prohibition, 0.5-second interrupt, 1-second interrupt, and 1-minute interrupt.
RTC stops operation after reset release. As each bit of the date and time registers ((RTCSEC, RTCMIN, RTCHOUR,
RTCWEEK, RTCDAY, RTCMON, and RTCYEAR) is undefined, set a date and a time through the software.
Set a date and a time after stopping RTC operation by setting the RTCEN bit of RTCCON to ”0”.
When starting RTC operation, first reset the low-speed time base counter by writing in the low-speed time base counter
register (LTBR) of the low-speed time base counter (LTBC), then set the RTCEN bit to “1” to start RTC operation. By
resetting the time base counter, the count in the second register (RTCSEC) can be incremented about one second after
the start of RTC operation. See Chapter 7, “Time Base Counter,” for the low-speed time base counter.
Table 8-1 lists the count values of each register.
When reading data of each register of RTC, read data from all the registers twice and check that the values coincide to
Description of Operation
Second register
Minute register
Hour register
Week register
Day register
Month register
Year register
MARK:
;
;
Figure 8-2 Example of Program to Read RTC Registers
Register name
LEA offset RTCSEC ; EA←RTCSEC address
L QR0, [EA] ; 1st read
L QR8, [EA] ; 2nd read
CMP ER0, ER8
CMPC R2,
CMPC R3,
CMPC R4,
CMPC R5,
CMPC R6,
BNE MARK
Table 8-1 Count Values of Each Register
:
R10
R11
R12
R13
R14
RTCHOUR
RTCWEEK
RTCYEAR
RTCMON
RTCSEC
RTCDAY
RTCMIN
; Comparison for RTCSEC and RTCMIN
; Comparison for RTCHOUR
; Comparison for RTCWEEK
; Comparison for RTCDAY
; Comparison for RTCMON
; Comparison for RTCYEAR
; To MARK when the values do not coincide
8 – 18
Count value
00 to 59
00 to 59
00 to 23
01 to 07
01 to 31
01 to 30
01 to 28
01 to 29
01 to 12
00 to 99
ML610Q431/ML610Q432 User’s Manual
24-hour system
Jan., Mar., May, Jul.,
Aug., Oct., Dec.
Apr., Jun., Sep., Nov.
Feb. without leap day
Feb. with leap day
Chapter 8 Real Time Clock
Remarks

Related parts for ML610Q432A-NNNTC03A7