LFXP2-17E-5FN484I Lattice, LFXP2-17E-5FN484I Datasheet - Page 217

no-image

LFXP2-17E-5FN484I

Manufacturer Part Number
LFXP2-17E-5FN484I
Description
FPGA - Field Programmable Gate Array 17K LUTs 358 I/O Ins on DSP 1.2V -5 Spd
Manufacturer
Lattice
Datasheet

Specifications of LFXP2-17E-5FN484I

Number Of Macrocells
17000
Number Of Programmable I/os
358
Data Ram Size
282624
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FPBGA-484
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
282624
Number Of I /o
358
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFXP2-17E-5FN484I
Manufacturer:
Lattice
Quantity:
175
Part Number:
LFXP2-17E-5FN484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Table 11-5. ODDRMXA Ports
Figure 11-17 shows the LatticeXP2 Output Register Block configured in the ODDRXMA mode.
Figure 11-17. Output Register Block in ODDRXMA Mode
Figure 11-18 shows the ODDRMXA timing waveform.
CLK
DA
DB
RST
DQSXFER
Q
Notes:
1. RST should be held low during DDR Write operation.
2. DDR output and tristate registers do not have CE support. RST is available for the tristate DDRX mode (while read-
3. When asserting reset during DDR writes, it is important to keep in mind that this only resets the flip-flops and not
ing). The LSR will default to set when used in the tristate mode.
the latches.
Port Name
DQSXFER
ECLK
DB
DA
I/O
I
I
I
I
I
I
System CLK or ECLK
Data at the negative edge of the clock
Data at the positive edge of the clock
Reset
90-degree phase shifted clock coming from the DQSBUFC block
DDR data to the memory
A0
B0
11-13
ODDRXMA
C0
Description
LatticeXP2 High-Speed I/O Interface
Q

Related parts for LFXP2-17E-5FN484I