LFXP2-17E-5FN484I Lattice, LFXP2-17E-5FN484I Datasheet - Page 196
LFXP2-17E-5FN484I
Manufacturer Part Number
LFXP2-17E-5FN484I
Description
FPGA - Field Programmable Gate Array 17K LUTs 358 I/O Ins on DSP 1.2V -5 Spd
Manufacturer
Lattice
Datasheet
1.LFXP2-8E-5FTN256I.pdf
(341 pages)
Specifications of LFXP2-17E-5FN484I
Number Of Macrocells
17000
Number Of Programmable I/os
358
Data Ram Size
282624
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FPBGA-484
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
282624
Number Of I /o
358
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP2-17E-5FN484I
Manufacturer:
Lattice
Quantity:
175
Company:
Part Number:
LFXP2-17E-5FN484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 196 of 341
- Download datasheet (10Mb)
Lattice Semiconductor
Figure 10-52. WRITE_DIS Waveform
ERASE_TAG (0Eh)
The ERASE_TAG command is enabled after the command WRITE_EN has been shifted into the device and exe-
cuted. The ERASE_TAG command erases all the TAG Memory Flash cells.
The command is executed when the Chip Select pin is driven from low to high after the 24th dummy clock. Any
extra dummy clocks, if presented before driving the Chip Select pin to high, are ignored. After the Chip Select pin is
driven from low to high, a minimum of three clocks is required to initiate the erase action. After the three clocks,
extra clocks are optional. Once the erase action is initiated, it will be carried out until it is done. There is no mecha-
nism to terminate the erase action.
This command sets the STATUS bit to 0 when the erase action begins. The programming engine sets the status bit
to 1 when the erase is done successfully.
Figure 10-53. ERASE_TAG Waveform
PROGRAM_TAG (8Eh)
The PROGRAM_TAG is enabled after the command WRITE_EN has been shifted into the device and executed.
The PROGRAM_TAG command programs the entire TAG memory page at once.
After the command is shifted into the device on the SI pin, and followed by 24 dummy clocks, the TAG memory col-
umn decoder serves as the data buffer for the programming data to be shifted into serially. The shifting direction is
from left to right, as shown. The first bit to be shifted out closest to the SO pin appears on the right-most side of the
shift register. The data buffer functions like a FIFO (First In First Out) serial data shift register. In order to make sure
that bit 0 will be read out first, data bit 0 must be shifted into the right-most location of the data shift register. To
achieve this, the data buffer must be filled up completely. Consequently, over-filling the data buffer will cause over-
flow of the data buffer, resulting in loss of data.
CS
CLK
SI
SO
CS
CLK
SI
SO
Shifting Clocks
Shifting Clocks
8 Command
8 Command
Three Clocks To Initiate the Erase Action
Three Clocks to Initiate And Complete
Optional Extra Clocks
Optional Extra Clocks
10-46
HIGH IMPEDANCE
HIGH IMPEDANCE
LatticeXP2 Memory Usage Guide
Related parts for LFXP2-17E-5FN484I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 17K LUTs 201I/O DSP 1.2V -6 Speed
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 17KLUTs 201 I/O Inst -on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 17K LUTs 201I/O DSP 1.2V -5 Speed
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC, LATTICEXP2 FPGA, 435MHZ, FPBGA-484
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA, 17K LUTS, 146 IO, DSP, 208PQFP
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeXP2 Eval Board Standard
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeXP2 EVAL BRD Advanced
Manufacturer:
Lattice
Part Number:
Description:
FPGA LatticeXP2 Family 17000 Cells Flash Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeXP2 Family 17000 Cells Flash Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC DSP 17KLUTS 146I/O 208PQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC DSP 17KLUTS 146I/O 208PQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC DSP 17KLUTS 201I/O 256FTBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC DSP 17KLUTS 358I/O 484FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA LatticeXP2 Family 17000 Cells Flash Technology 1.2V 484-Pin FBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 17KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet: