AFS600-PQG208 Actel, AFS600-PQG208 Datasheet - Page 176
![FPGA - Field Programmable Gate Array 600K System Gates](/photos/16/15/161503/landingpageactelfusion-2_sml.jpg)
AFS600-PQG208
Manufacturer Part Number
AFS600-PQG208
Description
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer
Actel
Datasheet
1.AFS600-PQG208.pdf
(330 pages)
Specifications of AFS600-PQG208
Processor Series
AFS600
Core
IP Core
Maximum Operating Frequency
1098.9 MHz
Number Of Programmable I/os
95
Data Ram Size
110592
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AFS-Eval-Kit, AFS-BRD600, FlashPro 3, FlashPro Lite, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
600 K
Package / Case
PQFP-208
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AFS600-PQG208
Manufacturer:
Actel
Quantity:
135
Company:
Part Number:
AFS600-PQG208I
Manufacturer:
Microsemi SoC
Quantity:
10 000
- Current page: 176 of 330
- Download datasheet (13Mb)
Device Architecture
2- 16 0
I/O Nomenclature
Gmn is only used for I/Os that also have CCC access—i.e., global pins.
G
m
n
u
x
w
B
y
V
z
= Global
= Global pin location associated with each CCC on the device: A (northwest corner), B (northeast corner), C
= Global input MUX and pin number of the associated Global location m, either A0, A1, A2, B0, B1, B2, C0, C1,
= I/O pair number in the bank, starting at 00 from the northwest I/O bank and proceeding in a clockwise
= P (Positive) or N (Negative) for differential pairs, or R (Regular – single-ended) for the I/Os that support single-
= D (Differential Pair), P (Pair), or S (Single-Ended). D (Differential Pair) if both members of the pair are bonded
= Bank
= Bank number (0–3). The Bank number starts at 0 from the northwest I/O bank and proceeds in a clockwise
= Reference voltage
= Minibank number
(east middle), D (southeast corner), E (southwest corner), and F (west middle).
or C2.
direction.
ended and voltage-referenced I/O standards only. U (Positive-LVDS only) or V (Negative-LVDS only) restrict
the I/O differential pair from being selected as an LVPECL pair.
out to adjacent pins or are separated only by one GND or NC pin; P (Pair) if both members of the pair are
bonded out but do not meet the adjacency requirement; or S (Single-Ended) if the I/O pair is not bonded out.
For Differential (D) pairs, adjacency for ball grid packages means only vertical or horizontal. Diagonal
adjacency does not meet the requirements for a true differential pair.
direction.
User I/O Naming Convention
Due to the comprehensive and flexible nature of Fusion device user I/Os, a naming scheme is used to
show the details of the I/O
identifies to which I/O bank it belongs, as well as the pairing and pin polarity for differential I/Os.
Figure 2-111 • Naming Conventions of Fusion Devices with Three Digital I/O Banks
Figure 2-22 on page 2-27
= Gmn/IOuxwByVz
CCC/PLL
Bank 3
Bank 3
CCC
"A"
CCC
"E"
"F"
shows the three input pins per clock source MUX at CCC location m.
(Figure 2-111 on page 2-160
Standard I/O Bank
Analog Quads
R e visio n 1
Bank 2 (analog)
AFS090
AFS250
Bank 0
and
Figure 2-112 on page
Bank 1
Bank 1
CCC
"B"
CCC
"C"
CCC
"D"
2-161). The name
Related parts for AFS600-PQG208
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AFS600-1FGG256I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
AFS600-1FGG256I
Manufacturer:
Actel
Datasheet:
![AFS600-2FGG256I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
AFS600-2FGG256I
Manufacturer:
Actel
Datasheet: