MCF5280CVM66 Freescale Semiconductor, MCF5280CVM66 Datasheet - Page 540

IC MPU 32BIT COLDF 256-MAPBGA

MCF5280CVM66

Manufacturer Part Number
MCF5280CVM66
Description
IC MPU 32BIT COLDF 256-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF528xr
Datasheet

Specifications of MCF5280CVM66

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, SPI, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
142
Program Memory Type
ROMless
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
256-MAPBGA
Controller Family/series
ColdFire
No. Of I/o's
150
Program Memory Size
2KB
Ram Memory Size
64KB
Cpu Speed
66.67MHz
Embedded Interface Type
CAN, I2C, SPI, UART
No. Of Pwm Channels
8
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5280CVM66
Manufacturer:
FREESCAL
Quantity:
151
Part Number:
MCF5280CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5280CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5280CVM66L
Manufacturer:
FREESCAL
Quantity:
151
Queued Analog-to-Digital Converter (QADC)
28.2
28.3
This subsection describes the two modes of operation in which the QADC does not perform conversions
in a regular fashion:
28.3.1
The QDBG bit in the module configuration register (QADCMCR) governs behavior of the QADC when
the CPU enters background debug mode. When QDBG is clear, the QADC operates normally and is
unaffected by CPU background debug mode. See
(QADCMCR).
When QDBG is set and the CPU enters background debug mode, the QADC finishes any conversion in
progress and then freezes. This is QADC debug mode. Depending on when debug mode is entered, the
three possible queue freeze scenarios are:
28-2
Debug mode
Stop mode
When a queue is not executing, the QADC freezes immediately.
When a queue is executing, the QADC completes the current conversion and then freezes.
Block Diagram
Modes of Operation
Debug Mode
External
Triggers
MCF5282 and MCF5216 ColdFire Microcontroller User’s Manual, Rev. 3
MUX Address
Interface
Control
IPBUS
Digital
External
Figure 28-1. QADC Block Diagram
(18 with External MUXing)
Analog Input MUX
Command Words
8 Analog Channels
Signal Functions
64-Entry Queue
Conversion
and Digital
Section 28.6.1, “QADC Module Configuration Register
of 10-bit
(CCWs)
Reference
Inputs
Result Alignment
Analog-to-Digital
64-Entry Table
10-bit to 16-bit
Converter
of 10-bit
Results
10-bit
Analog Power
Inputs
Freescale Semiconductor

Related parts for MCF5280CVM66