SAK-TC1775-L40E BA Infineon Technologies, SAK-TC1775-L40E BA Datasheet - Page 63
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAK-TC1775-L40E BA
Manufacturer Part Number
SAK-TC1775-L40E BA
Description
IC MCU 32BIT 40MHZ BGA-329
Manufacturer
Infineon Technologies
Series
TC17xxr
Datasheet
1.SAK-TC1775-L40E_BA.pdf
(101 pages)
Specifications of SAK-TC1775-L40E BA
Core Processor
TriCore
Core Size
32-Bit
Speed
40MHz
Connectivity
CAN, EBI/EMI, SDLM, SSC, UART/USART
Peripherals
POR, WDT
Number Of I /o
176
Program Memory Size
8KB (8K x 8)
Program Memory Type
ROM
Ram Size
73K x 8
Voltage - Supply (vcc/vdd)
2.3 V ~ 2.75 V
Data Converters
A/D 32x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
329-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Other names
SAKTC1775L40EBA
SP000012965
SP000012965
Preliminary
PLL Operation
The
clock
the feedback path. N is defined through three PLL configuration inputs CLKSEL[2:0].
Table 7
CLKSEL[2:0]
000
001
010
011
100
101
110
111
Shaded combinations should not be used because the maximum oscillator frequency of 16 MHz is exceeded.
The K-Divider is a software controlled divider.
the resulting division factor.
Table 8
Selected
Factor
2
4
5
6
8
9
10
16
Shaded combinations cannot not be used because the maximum system clock frequency of 40 MHz is
exceeded.
1)
2)
Data Sheet
2)
2)
Depending on the selected system frequency
be selected as follows:
These odd K-Factors should not be used (not tested because of the unsymmetrical duty cycle).
B
B
B
B
B
B
B
B
f
VCO
f
OSC
clock of the PLL has a frequency which is a multiple of the externally applied
. The factor for this is controlled through the value N applied to the divider in
K-Factor
Input Frequencies and N Factor for
Output Frequencies
KDIV
000
010
011
100
101
110
111
001
N-Factor
8
9
10
11
12
13
14
15
B
B
B
B
B
B
B
B
f
SYS
30 MHz: ICR.CONECYC = 1,
f
18.75
16.67
15
13.64
12.5
11.54
10.71
10
VCO
f
150 MHz
75
37.5
30
24.5
18.75
16.67
15
9.38
VCO
= 150 MHz
f
=
SYS
f
SYS
Derived from Various Output Factors
, the number of clocks for interrupt arbitration cycles must
59
Table 8
f
160 MHz
80
40
32
26.67
20
17.78
16
10
VCO
f
20
17.76
16
14.55
13.33
12.31
11.43
10.67
VCO
f
SYS
f
SYS
=
f
> 30 MHz: ICR.CONECYC = 0.
VCO
= 160 MHz
lists the possible values for K and
1)
f
200 MHz
100
50
40
33.33
25
22.22
20
12.5
VCO
=
f
25
22.22
20
18.18
16.67
15.38
14.29
13.33
VCO
= 200 MHz
V1.2, 2002-05
Duty
Cycle
[%]
50
50
40
50
50
44
50
50
TC1775