HD6473837H Renesas Electronics America, HD6473837H Datasheet - Page 94

IC H8 MCU OTP 60K 100QFP

HD6473837H

Manufacturer Part Number
HD6473837H
Description
IC H8 MCU OTP 60K 100QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD6473837H

Core Processor
H8/300L
Core Size
8-Bit
Speed
5MHz
Connectivity
SCI
Peripherals
LCD, PWM
Number Of I /o
84
Program Memory Size
60KB (60K x 8)
Program Memory Type
OTP
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6473837H
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6473837H
Manufacturer:
ML
Quantity:
5 510
Part Number:
HD6473837H
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6473837HV
Manufacturer:
ISC
Quantity:
4 500
Part Number:
HD6473837HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6473837HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Notes: 1. When disabling interrupts by clearing bits in an interrupt enable register, or when
If the interrupt is accepted, after processing of the current instruction is completed, both PC
and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.5.
The PC value pushed onto the stack is the address of the first instruction to be executed upon
return from interrupt handling.
The I bit of CCR is set to 1, masking all further interrupts.
The vector address corresponding to the accepted interrupt is generated, and the interrupt
handling routine located at the address indicated by the contents of the vector address is
executed.
2. If the above clear operations are performed while I = 0, and as a result a conflict arises
External or
internal
interrupts
External
interrupts or
internal
interrupt
enable
signals
clearing bits in an interrupt request register, always do so while interrupts are masked
(I = 1).
between the clear instruction and an interrupt request, exception processing for the
interrupt will be executed after the clear instruction has been executed.
Figure 3.3 Block Diagram of Interrupt Controller
Interrupt controller
I
CCR (CPU)
Interrupt
request
77

Related parts for HD6473837H