AT90CAN128-16AI Atmel, AT90CAN128-16AI Datasheet - Page 370

IC MCU AVR FLASH 128K 64TQFP

AT90CAN128-16AI

Manufacturer Part Number
AT90CAN128-16AI
Description
IC MCU AVR FLASH 128K 64TQFP
Manufacturer
Atmel
Series
AVR® 90CANr
Datasheets

Specifications of AT90CAN128-16AI

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
CAN, EBI/EMI, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
For Use With
ATDVK90CAN1 - KIT DEV FOR AT90CAN128 MCU
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90CAN128-16AI
Manufacturer:
ALTERA
Quantity:
101
Part Number:
AT90CAN128-16AI
Manufacturer:
ATMEL
Quantity:
642
Part Number:
AT90CAN128-16AI
Manufacturer:
Atmel
Quantity:
10 000
Figure 26-3. Two-wire Serial Bus Timing
26.6
370
2. Required only for f
3. C
4. f
5. This requirement applies to all AT90CAN32/64/128 Two-wire Serial Interface operation. Other devices connected to the
6. The actual low period generated by the AT90CAN32/64/128 Two-wire Serial Interface is (1/f
7. The actual low period generated by the AT90CAN32/64/128 Two-wire Serial Interface is (1/f
SPI Timing Characteristics
AT90CAN32/64/128
SCL
SDA
Two-wire Serial Bus need only obey the general f
greater than 6 MHz for the low time requirement to be strictly met at f
requirement will not be strictly met for f
bus may communicate at full speed (400 kHz) with other AT90CAN32/64/128 devices, as well as any other device with a
proper t
CK
b
= capacitance of one bus line in pF.
= CPU clock frequency
t
SU;STA
LOW
acceptance margin.
See
Table 26-4.
SCL
10
11
12
1
2
3
4
5
6
7
8
9
Figure 26-4
> 100 kHz.
t
HD;STA
t
t
of
SCK to out high
SCK high/low
LOW
Rise/Fall time
Rise/Fall time
SCK high/low
SS low to out
SPI Timing Parameters
Description
SCK period
SCK period
Out to SCK
SCK to out
and
Setup
Hold
SCL
Figure 26-5
> 308 kHz when f
t
HIGH
t
(1)
HD;DAT
SCL
requirement.
for details.
t
LOW
Master
Master
Master
Master
Master
Master
Master
Master
Mode
Slave
Slave
Slave
Slave
CK
= 8 MHz. Still, AT90CAN32/64/128 devices connected to the
t
SU;DAT
SCL
4 • t
2 • t
Min.
= 100 kHz.
ck
ck
See
50% duty cycle
0.5 • t
Table 16-4
t
Typ.
SU;STO
3.6
SCL
SCL
10
10
10
10
15
sck
t
r
- 2/f
- 2/f
CK
CK
), thus f
), thus the low time
t
BUF
Max.
7679H–CAN–08/08
CK
1.6
must be
ns
µs

Related parts for AT90CAN128-16AI