UPD78F1211MC-GAA-AX Renesas Electronics America, UPD78F1211MC-GAA-AX Datasheet - Page 791

• Manufacturer Part Number: UPD78F1211MC-GAA-AX
• Description: MCU 16BIT 78K0R/LX3 38-SSOP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Ix3r

Specifications of UPD78F1211MC-GAA-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 27
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

14.5.8 Interrupt request (INTIICA) generation timing and wait control
generated and the corresponding wait control, as shown in Table 14-2.
The setting of bit 3 (WTIM) of IICA control register 0 (IICCTL0) determines the timing by which INTIICA is
Notes 1. The slave device’s INTIICA signal and wait period occurs at the falling edge of the ninth clock only when
Remark
(1) During address transmission/reception
(2) During data reception
(3) During data transmission
(4) Wait cancellation method
(5) Stop condition detection
WTIM
0
1
• Slave device operation:
• Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of
• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM bit.
• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM bit.
The four wait cancellation methods are as follows.
• Writing data to IICA shift register (IICA)
• Setting bit 5 (WREL) of IICA control register 0 (IICCTL0) (canceling wait)
• Setting bit 1 (STT) of IICCTL0 register (generating start condition)
• Setting bit 0 (SPT) of IICCTL0 register (generating stop condition)
When an 8-clock wait has been selected (WTIM = 0), the presence/absence of ACK generation must be
determined prior to wait cancellation.
INTIICA is generated when a stop condition is detected (only when SPIE = 1).
Note Master only.
2. If the received address does not match the contents of the slave address register (SVA) and extension
there is a match with the address set to the slave address register (SVA).
At this point, ACK is generated regardless of the value set to IICCTL0’s bit 2 (ACKE). For a slave device
that has received an extension code, INTIICA occurs at the falling edge of the eighth clock.
However, if the address does not match after restart, INTIICA is generated at the falling edge of the 9th
clock, but wait does not occur.
code is not received, neither INTIICA nor a wait occurs.
The numbers in the table indicate the number of the serial clock’s clock signals. Interrupt requests and
wait control are both synchronized with the falling edge of these clock signals.
Address
9
9
Notes 1, 2
Notes 1, 2
During Slave Device Operation
Table 14-2. INTIICA Generation Timing and Wait Control
Data Reception
Interrupt and wait timing are determined depending on the conditions described in
Notes 1 and 2 above, regardless of the WTIM bit.
the WTIM bit.
8
9
Note 2
Note 2
CHAPTER 14 SERIAL INTERFACE IICA
User’s Manual U19678EJ1V1UD
Data Transmission
8
9
Note 2
Note 2
Address
9
9
Note
Note
During Master Device Operation
Data Reception
8
9
Data Transmission
8
9
789