S912XEP100J5MAG Freescale Semiconductor, S912XEP100J5MAG Datasheet - Page 623

• Manufacturer Part Number: S912XEP100J5MAG
• Description: MCU 64K FLASH 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of S912XEP100J5MAG

• Core Processor: HCS12X
• Core Size: 16-Bit
• Speed: 50MHz
• Connectivity: CAN, EBI/EMI, I²C, IrDA, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 119
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 1.72 V ~ 5.5 V
• Data Converters: A/D 24x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

1. Read: Anytime
16.3.2.8
This register contains the interrupt enable bits for the transmit buffer empty interrupt flags.
Freescale Semiconductor
Module Base + 0x0006
Module Base + 0x0007
Write: Anytime when not in initialization mode; write of 1 clears flag, write of 0 is ignored
TXE[2:0]
Field
2-0
Reset:
Reset:
W
W
R
R
Transmitter Buffer Empty — This flag indicates that the associated transmit message buffer is empty, and thus
not scheduled for transmission. The CPU must clear the flag after a message is set up in the transmit buffer and
is due for transmission. The MSCAN sets the flag after the message is sent successfully. The flag is also set by
the MSCAN when the transmission request is successfully aborted due to a pending abort request (see
Section 16.3.2.9, “MSCAN Transmitter Message Abort Request Register
transmit interrupt is pending while this flag is set.
Clearing a TXEx flag also clears the corresponding ABTAKx (see
Message Abort Acknowledge Register
is cleared (see
When listen-mode is active (see
cannot be cleared and no transmission is started.
Read and write accesses to the transmit buffer will be blocked, if the corresponding TXEx bit is cleared
(TXEx = 0) and the buffer is scheduled for transmission.
0 The associated message buffer is full (loaded with a message due for transmission)
1 The associated message buffer is empty (not scheduled)
MSCAN Transmitter Interrupt Enable Register (CANTIER)
The CANTFLG register is held in the reset state when the initialization
mode is active (INITRQ = 1 and INITAK = 1). This register is writable when
not in initialization mode (INITRQ = 0 and INITAK = 0).
0
0
0
0
7
7
Figure 16-11. MSCAN Transmitter Interrupt Enable Register (CANTIER)
Figure 16-10. MSCAN Transmitter Flag Register (CANTFLG)
Section 16.3.2.9, “MSCAN Transmitter Message Abort Request Register
= Unimplemented
= Unimplemented
Table 16-13. CANTFLG Register Field Descriptions
6
0
0
6
0
0
MC9S12XE-Family Reference Manual Rev. 1.23
Section 16.3.2.2, “MSCAN Control Register 1
0
0
0
0
5
5
(CANTAAK)”). When a TXEx flag is set, the corresponding ABTRQx bit
Chapter 16 Freescale’s Scalable Controller Area Network (S12MSCANV3)
NOTE
4
0
0
4
0
0
Description
0
0
0
0
3
3
Section 16.3.2.10, “MSCAN Transmitter
TXEIE2
(CANTARQ)”). If not masked, a
TXE2
2
1
2
0
(CANCTL1)”) the TXEx flags
Access: User read/write
Access: User read/write
TXEIE1
TXE1
(CANTARQ)”).
1
0
1
1
TXEIE0
TXE0
0
1
0
0
623
(1)
(1)