S912XEP100J5MAG Freescale Semiconductor, S912XEP100J5MAG Datasheet - Page 599

• Manufacturer Part Number: S912XEP100J5MAG
• Description: MCU 64K FLASH 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of S912XEP100J5MAG

• Core Processor: HCS12X
• Core Size: 16-Bit
• Speed: 50MHz
• Connectivity: CAN, EBI/EMI, I²C, IrDA, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 119
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 1.72 V ~ 5.5 V
• Data Converters: A/D 24x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

15.4.1.8
The clock synchronization mechanism can be used as a handshake in data transfer. Slave devices may hold
the SCL low after completion of one byte transfer (9 bits). In such case, it halts the bus clock and forces
the master clock into wait states until the slave releases the SCL line.
15.4.1.9
The clock synchronization mechanism can be used by slaves to slow down the bit rate of a transfer. After
the master has driven SCL low the slave can drive SCL low for the required period and then release it.If
the slave SCL low period is greater than the master SCL low period then the resulting SCL bus signal low
period is stretched.
15.4.1.10 Ten-bit Address
A ten-bit address is indicated if the first 5 bits of the first address byte are 0x11110. The following rules
apply to the first address byte.
The address type is identified by ADTYPE. When ADTYPE is 0, 7-bit address is applied. Reversely, the
address is 10-bit address.Generally, there are two cases of 10-bit address.See the Fig.1-14 and 1-15.
In the figure 1-15,the first two bytes are the similar to figure1-14.After the repeated START(Sr),the first
slave address is transmitted again, but the R/W is 1, meaning that the slave is acted as a transmitter.
15.4.1.11 General Call Address
To broadcast using a general call, a device must first generate the general call address($00), then after
receiving acknowledge, it must transmit data.
In communication, as a slave device, provided the GCEN is asserted, a device acknowledges the broadcast
and receives data until the GCEN is disabled or the master device releases the bus or generates a new
Freescale Semiconductor
S
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
11110+ADR10+ADR9
Slave Add1st 7bits
Figure 15-13. A master-transmitter addresses a slave-receiver with a 10-bit address
Figure 15-14. A master-receiver addresses a slave-transmitter with a 10-bit address
Handshaking
Clock Stretching
S
ADDRESS
11110+ADR10+ADR9
11111XX
11110XX
0000000
0000010
0000011
SLAVE
Slave Add1st 7bits
R/W
0
Table 15-11. Definition of Bits in the First Byte
A1
MC9S12XE-Family Reference Manual Rev. 1.23
Slave Add 2nd byte
ADR[8:1]
R/W
R/W BIT
0
0
x
x
x
x
A1
A2
Slave Add 2nd byte
Chapter 15 Inter-Integrated Circuit (IICV3) Block Description
ADR[8:1]
Sr
Reserved for different bus format
Reserved for future purposes
Reserved for future purposes
11110+ADR10+ADR9
10-bit slave addressing
Slave Add 1st 7bits
General call address
DESCRIPTION
A2
Data
R/W
1
A3
A3
Data
A4
599