HD6417020SX20IV Renesas Electronics America, HD6417020SX20IV Datasheet - Page 288

SH 1 CORE 32B MPU, 20MHZ/5V, 100

HD6417020SX20IV

Manufacturer Part Number
HD6417020SX20IV
Description
SH 1 CORE 32B MPU, 20MHZ/5V, 100
Manufacturer
Renesas Electronics America
Series
SuperH® SH7020r
Datasheet

Specifications of HD6417020SX20IV

Core Processor
SH-1
Core Size
32-Bit
Speed
20MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
32
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
The IMFA bit of channel 3 is set to 1 for increment pulses and the OVF bit of channel 4 is set to 1
for underflows only. The buffer register (BR) set for the buffer operation is transferred to the GR
upon compare match A3 (when incrementing) or TCNT4 underflow.
GR Setting in Complementary Mode: Be aware of the following when setting the general
registers in complementary PWM mode and when making changes during operation.
• Initial values: Setting H'0000 to T–1 (the initial setting T: TCNT3) is prohibited. After
• Methods of changing settings: Use the buffer operation. Writing directly to general registers
• When changing settings: See figure 10.38.
270 RENESAS
counting starts, this setting is allowed from the point when the first A3 compare match occurs.
may result in incorrect waveform output.
H' 0000
GRA3
GR
GR
BR
Figure 10.38 Example of Changing GR Settings with Buffer Operation (1)
Prohibited

Related parts for HD6417020SX20IV