ST10F272M-4QR3 STMicroelectronics, ST10F272M-4QR3 Datasheet - Page 71

no-image

ST10F272M-4QR3

Manufacturer Part Number
ST10F272M-4QR3
Description
MCU 16BIT 256K FLASH 144-PQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet

Specifications of ST10F272M-4QR3

Core Processor
ST10
Core Size
16-Bit
Speed
40MHz
Connectivity
ASC, CAN, EBI/EMI, I²C, SSC, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
111
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
144-MQFP, 144-PQFP
Processor Series
ST10F27x
Core
ST10
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F272M-4QR3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F272M-4QR3
Manufacturer:
ST
0
ST10F272M
16
I
The integrated I
two-line SDA/SCL in accordance with the I
operate in slave mode, in master mode or in multi-master mode. It can receive and transmit
data using 7-bit or 10-bit addressing. Data can be transferred at speeds up to 400 Kbit/s
(both standard and fast I
The module can generate three different types of interrupt:
These requests are issued to the interrupt controller by three different lines, and identified as
error, transmit, and receive interrupt lines.
When the I
P4.7 (where SCL and SDA are respectively mapped as alternate functions) are
automatically configured as bidirectional open-drain: the value of the external pull-up
resistor depends on the application. P4, DP4 and ODP4 cannot influence the pin
configuration.
When the I
controlled by P4, DP4 and ODP4.
The speed of the I
fast I
2
C interface
requests related to bus events, such as start or stop events, or arbitration lost
requests related to data transmission
requests related to data reception
2
C mode (100 to 400 kHz).
2
2
C module is enabled by setting bit XI2CEN in XPERCON register, pins P4.4 and
C cell is disabled (clearing bit XI2CEN), P4.4 and P4.7 pins are standard I/ O
2
C bus module handles the transmission and reception of frames over the
2
C interface can be selected between standard mode (0 to 100 kHz) and
2
C bus modes are supported).
2
C Bus specification. The I
2
C module can
I
2
C interface
71/176

Related parts for ST10F272M-4QR3