ATTINY48-MMU Atmel, ATTINY48-MMU Datasheet - Page 71

• Manufacturer Part Number: ATTINY48-MMU
• Description: MCU AVR 5K FLASH 12MHZ 28-QFN
• Manufacturer: Atmel
• Series: AVR® ATtinyr

Specifications of ATTINY48-MMU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 12MHz
• Connectivity: I²C, SPI
• Peripherals: Brown-out Detect/Reset, POR, WDT
• Number Of I /o: 24
• Program Memory Size: 4KB (2K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 64 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
• Processor Series: ATTINY4x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Interface Type: 2-Wire, I2S, SPI
• Maximum Clock Frequency: 12 MHz
• Number Of Programmable I/os: 24
• Number Of Timers: 2
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 6 Channel
• Package: 28VQFN EP
• Device Core: AVR
• Family Name: ATtiny
• Maximum Speed: 12 MHz
• Operating Supply Voltage: 2.5|3.3|5 V
• For Use With: ATAVRDRAGON - KIT DRAGON 32KB FLASH MEM AVR
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

8008G–AVR–04/11
Table 10-6.
Notes:
Table 10-7.
Signal
Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
DIEOE
DIEOV
DI
AIO
Signal
Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
DIEOE
DIEOV
DI
AIO
1. INTOSC means that one of the internal oscillators are selected (by the CKSEL fuses), EXTCK
means that external clock is selected (by the CKSEL fuses).
PB3/MOSI/
PCINT3
SPE • MSTR
PORTB3 • PUD
SPE • MSTR
0
SPE • MSTR
SPI MSTR OUTPUT
PCINT3 • PCIE0
1
PCINT3 INPUT
SPI SLAVE INPUT
–
PB7/
PCINT7
0
0
0
0
0
0
PCINT7 • PCIE0
1
PCINT7 INPUT
–
Overriding Signals for Alternate Functions in PB[7:4]
Overriding Signals for Alternate Functions in PB[3:0]
(1)
PB2/SS/OC1B/
PCINT2
SPE • MSTR
PORTB2 • PUD
SPE • MSTR
0
OC1B ENABLE
OC1B
PCINT2 • PCIE0
1
PCINT2 INPUT
SPI SS
–
PB6/CLKI/
PCINT6
INTOSC
0
INTOSC
0
0
0
INTOSC + PCINT6 •
PCIE0
INTOSC
PCINT6 INPUT
Clock Input
(1)
PB1/OC1A/
PCINT1
0
0
0
0
OC1A ENABLE
OC1A
PCINT1 • PCIE0
1
PCINT1 INPUT
–
PB5/SCK/
PCINT5
SPE • MSTR
PORTB5 • PUD
SPE • MSTR
0
SPE • MSTR
SCK OUTPUT
PCINT5 • PCIE0
1
PCINT5 INPUT
SCK INPUT
–
ATtiny48/88
PB4/MISO/
PCINT4
SPE • MSTR
PORTB4 • PUD
SPE • MSTR
0
SPE • MSTR
SPI SLAVE
OUTPUT
PCINT4 • PCIE0
1
PCINT4 INPUT
SPI MSTR INPUT
–
PB0/ICP1/
PCINT0
0
0
0
0
0
0
PCINT0 • PCIE0
1
PCINT0 INPUT
ICP1 INPUT
–
71