ATTINY48-AUR Atmel, ATTINY48-AUR Datasheet - Page 142

no-image

ATTINY48-AUR

Manufacturer Part Number
ATTINY48-AUR
Description
MCU AVR 4KB FLASH 12MHZ 32TQFP
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet

Specifications of ATTINY48-AUR

Core Processor
AVR
Core Size
8-Bit
Speed
12MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
28
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Eeprom Size
64 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY48-AUR
Manufacturer:
Atmel
Quantity:
5 975
Part Number:
ATTINY48-AUR
Manufacturer:
Atmel
Quantity:
10 000
142
ATtiny48/88
A START condition is sent by writing the following value to TWCR:
TWEN must be set to enable the 2-wire Serial Interface, TWSTA must be written to one to trans-
mit a START condition and TWINT must be written to one to clear the TWINT Flag. The TWI will
then test the 2-wire Serial Bus and generate a START condition as soon as the bus becomes
free. After a START condition has been transmitted, the TWINT Flag is set by hardware, and the
status code in TWSR will be 0x08 (see
transmitted. This is done by writing SLA+W to TWDR. Thereafter the TWINT bit should be
cleared (by writing it to one) to continue the transfer. This is accomplished by writing the follow-
ing value to TWCR:
When SLA+W have been transmitted and an acknowledgement bit has been received, TWINT is
set again and a number of status codes in TWSR are possible. Possible status codes in Master
mode are 0x18, 0x20, or 0x38. The appropriate action to be taken for each of these status codes
is detailed in
When SLA+W has been successfully transmitted, a data packet should be transmitted. This is
done by writing the data byte to TWDR. TWDR must only be written when TWINT is high. If not,
the access will be discarded, and the Write Collision bit (TWWC) will be set in the TWCR Regis-
ter. After updating TWDR, the TWINT bit should be cleared (by writing it to one) to continue the
transfer. This is accomplished by writing the following value to TWCR:
This scheme is repeated until the last byte has been sent and the transfer is ended by generat-
ing a STOP condition or a repeated START condition. A STOP condition is generated by writing
the following value to TWCR:
A REPEATED START condition is generated by writing the following value to TWCR:
After a repeated START condition (state 0x10) the 2-wire Serial Interface can access the same
Slave again, or a new Slave without transmitting a STOP condition. Repeated START enables
TWCR
value
TWCR
value
TWCR
value
TWCR
value
TWCR
value
Table
TWINT
TWINT
TWINT
TWINT
TWINT
1
1
1
1
1
15-2.
TWEA
TWEA
TWEA
TWEA
TWEA
X
X
X
X
X
TWSTA
TWSTA
TWSTA
TWSTA
TWSTA
1
0
0
0
1
Table
15-2). In order to enter MT mode, SLA+W must be
TWSTO
TWSTO
TWSTO
TWSTO
TWSTO
0
0
0
1
0
TWWC
TWWC
TWWC
TWWC
TWWC
X
X
X
X
X
TWEN
TWEN
TWEN
TWEN
TWEN
1
1
1
1
1
0
0
0
0
0
8008G–AVR–04/11
TWIE
TWIE
TWIE
TWIE
TWIE
X
X
X
X
X

Related parts for ATTINY48-AUR