LPC1113FHN33/301,5 NXP Semiconductors, LPC1113FHN33/301,5 Datasheet

Page 1

LPC1111/12/13/14 32-bit ARM Cortex-M0 microcontroller flash and 8 kB SRAM Rev. 2 — 18 August 2010 1. General description The LPC1111/12/13/14 are a ARM Cortex-M0 based, low-cost 32-bit MCU family, designed for 8/16-bit microcontroller applications, offering ...

Page 2

... NXP Semiconductors Serial interfaces: UART with fractional baud rate generation, internal FIFO, and RS-485 support. Two SPI controllers with SSP features and with FIFO and multi-protocol capabilities (second SPI on LQFP48 and PLCC44 packages only). I data rate of 1 Mbit/s with multiple address recognition and monitor mode. ...

Page 3

... NXP Semiconductors Table 1. Ordering information Type number Package Name LPC1112FHN33/201 HVQFN33 LPC1113FHN33/201 HVQFN33 LPC1113FHN33/301 HVQFN33 LPC1114FHN33/201 HVQFN33 LPC1114FHN33/301 HVQFN33 LPC1113FBD48/301 LQFP48 LPC1114FBD48/301 LQFP48 [1] LPC1114FA44/301 PLCC44 [1] Sampling Q4 2010. 4.1 Ordering options Table 2. Type number LPC1111 LPC1111FHN33/101 LPC1111FHN33/201 LPC1112 LPC1112FHN33/101 LPC1112FHN33/201 LPC1113 LPC1113FHN33/201 ...

Page 4

... NXP Semiconductors 5. Block diagram LPC1111/12/13/14 HIGH-SPEED GPIO ports GPIO PIO0/1/2/3 RXD TXD (1) DTR, DSR , CTS, (1) (1) DCD , RI , RTS CT32B0_MAT[3:0] 32-bit COUNTER/TIMER 0 CT32B0_CAP0 CT32B1_MAT[3:0] 32-bit COUNTER/TIMER 1 CT32B1_CAP0 CT16B0_MAT[2:0] 16-bit COUNTER/TIMER 0 CT16B0_CAP0 CT16B1_MAT[1:0] 16-bit COUNTER/TIMER 1 CT16B1_CAP0 (1) LQFP48 and PLCC44 packages only. Fig 1. LPC1111/12/13/14 block diagram ...

Page 5

... NXP Semiconductors 6. Pinning information 6.1 Pinning PIO2_6 PIO2_0/DTR/SSEL1 RESET/PIO0_0 PIO0_1/CLKOUT/CT32B0_MAT2 V XTALIN XTALOUT V PIO1_8/CT16B1_CAP0 PIO0_2/SSEL0/CT16B0_CAP0 PIO2_7 PIO2_8 Fig 2. Pin configuration LQFP48 package LPC1111_12_13_14 Product data sheet LPC1113FBD48/301 LPC1114FBD48/301 All information provided in this document is subject to legal disclaimers. Rev. 2 — 18 August 2010 LPC1111/12/13/14 32-bit ARM Cortex-M0 microcontroller ...

Page 6

... NXP Semiconductors RESET/PIO0_0 PIO0_1/CLKOUT/CT32B0_MAT2 XTALIN XTALOUT V PIO1_8/CT16B1_CAP0 PIO0_2/SSEL0/CT16B0_CAP0 PIO2_7 PIO2_8 PIO2_1/DSR/SCK1 Fig 3. Pin configuration PLCC44 package LPC1111_12_13_14 Product data sheet LPC1114FA44/301 All information provided in this document is subject to legal disclaimers. Rev. 2 — 18 August 2010 LPC1111/12/13/14 32-bit ARM Cortex-M0 microcontroller 39 R/PIO1_2/AD3/CT32B1_MAT1 38 R/PIO1_1/AD2/CT32B1_MAT0 37 R/PIO1_0/AD1/CT32B1_CAP0 ...

Page 7

... NXP Semiconductors PIO2_0/DTR RESET/PIO0_0 PIO0_1/CLKOUT/CT32B0_MAT2 PIO1_8/CT16B1_CAP0 PIO0_2/SSEL0/CT16B0_CAP0 Fig 4. Pin configuration HVQFN 33 package LPC1111_12_13_14 Product data sheet terminal 1 index area XTALIN XTALOUT Transparent top view All information provided in this document is subject to legal disclaimers. Rev. 2 — 18 August 2010 LPC1111/12/13/14 32-bit ARM Cortex-M0 microcontroller ...

Page 8

... NXP Semiconductors 6.2 Pin description Table 3. LPC1113/14 pin description table (LQFP48 package) Symbol Pin Start logic input PIO0_0 to PIO0_11 [2] RESET/PIO0_0 3 yes [3] PIO0_1/CLKOUT/ 4 yes CT32B0_MAT2 [3] PIO0_2/SSEL0/ 10 yes CT16B0_CAP0 [3] PIO0_3 14 yes [4] PIO0_4/SCL 15 yes [4] PIO0_5/SDA 16 yes [3] PIO0_6/SCK0 22 yes [3] PIO0_7/CTS 23 yes [3] PIO0_8/MISO0/ 27 yes CT16B0_MAT0 [3] PIO0_9/MOSI0/ ...

Page 9

... NXP Semiconductors Table 3. LPC1113/14 pin description table (LQFP48 package) Symbol Pin Start logic input [5] R/PIO0_11/ 32 yes AD0/CT32B0_MAT3 PIO1_0 to PIO1_11 [5] R/PIO1_0/ 33 yes AD1/CT32B1_CAP0 [5] R/PIO1_1 AD2/CT32B1_MAT0 [5] R/PIO1_2 AD3/CT32B1_MAT1 [5] SWDIO/PIO1_3 AD4/CT32B1_MAT2 [5] PIO1_4/AD5 CT32B1_MAT3/ WAKEUP [3] PIO1_5/RTS CT32B0_CAP0 [3] PIO1_6/RXD CT32B0_MAT0 LPC1111_12_13_14 Product data sheet …continued Type ...

Page 10

... NXP Semiconductors Table 3. LPC1113/14 pin description table (LQFP48 package) Symbol Pin Start logic input [3] PIO1_7/TXD CT32B0_MAT1 [3] PIO1_8 CT16B1_CAP0 [3] PIO1_9 CT16B1_MAT0 [5] PIO1_10/AD6 CT16B1_MAT1 [5] PIO1_11/AD7 42 no PIO2_0 to PIO2_11 [3] PIO2_0/DTR/SSEL1 2 no [3] PIO2_1/DSR/SCK1 13 no [3] PIO2_2/DCD/MISO1 26 no [3] PIO2_3/RI/MOSI1 38 no [3] PIO2_4 19 no [3] PIO2_5 20 no [3] PIO2_6 1 no [3] PIO2_7 ...

Page 11

... NXP Semiconductors Table 3. LPC1113/14 pin description table (LQFP48 package) Symbol Pin Start logic input [3] PIO3_0/DTR 36 no [3] PIO3_1/DSR 37 no [3] PIO3_2/DCD 43 no [3] PIO3_3/ [3] PIO3_4 18 no [3] PIO3_5 [6] XTALIN 6 - [6] XTALOUT [1] Pin state at reset for default function Input Output internal pull-up enabled inactive, no pull-up/down enabled. ...

Page 12

... NXP Semiconductors Table 4. LPC1114 pin description table (PLCC44 package) Symbol Pin Start logic input [3] PIO0_2/SSEL0/ 14 yes CT16B0_CAP0 [3] PIO0_3 18 yes [4] PIO0_4/SCL 19 yes [4] PIO0_5/SDA 20 yes [3] PIO0_6/SCK0 26 yes [3] PIO0_7/CTS 27 yes [3] PIO0_8/MISO0/ 31 yes CT16B0_MAT0 [3] PIO0_9/MOSI0/ 32 yes CT16B0_MAT1 [3] SWCLK/PIO0_10/ 33 yes SCK0/CT16B0_MAT2 [5] R/PIO0_11/ 36 yes AD0/CT32B0_MAT3 PIO1_0 to PIO1_11 ...

Page 13

... NXP Semiconductors Table 4. LPC1114 pin description table (PLCC44 package) Symbol Pin Start logic input [5] R/PIO1_1 AD2/CT32B1_MAT0 [5] R/PIO1_2 AD3/CT32B1_MAT1 [5] SWDIO/PIO1_3/AD4 CT32B1_MAT2 [5] PIO1_4/AD5 CT32B1_MAT3/ WAKEUP [3] PIO1_5/RTS CT32B0_CAP0 [3] PIO1_6/RXD CT32B0_MAT0 [3] PIO1_7/TXD CT32B0_MAT1 [3] PIO1_8/CT16B1_CAP0 13 no [3] PIO1_9/CT16B1_MAT0 21 no [5] PIO1_10/AD6 CT16B1_MAT1 [5] PIO1_11/AD7 44 no PIO2_0 to PIO2_11 LPC1111_12_13_14 Product data sheet … ...

Page 14

... NXP Semiconductors Table 4. LPC1114 pin description table (PLCC44 package) Symbol Pin Start logic input [3] PIO2_0/DTR/SSEL1 6 no [3] PIO2_1/DSR/SCK1 17 no [3] PIO2_2/DCD/MISO1 30 no [3] PIO2_3/RI/MOSI1 40 no [3] PIO2_4 23 no [3] PIO2_5 24 no [3] PIO2_6 5 no [3] PIO2_7 15 no [3] PIO2_8 16 no [3] PIO2_9 28 no [3] PIO2_10 29 no [3] PIO2_11/SCK0 35 no PIO3_0 to PIO3_5 [3] PIO3_4 ...

Page 15

... NXP Semiconductors Table 5. LPC1111/12/13/14 pin description table (HVQFN33 package) Symbol Pin Start logic input PIO0_0 to PIO0_11 [2] RESET/PIO0_0 2 yes [3] PIO0_1/CLKOUT/ 3 yes CT32B0_MAT2 [3] PIO0_2/SSEL0/ 8 yes CT16B0_CAP0 [3] PIO0_3 9 yes [4] PIO0_4/SCL 10 yes [4] PIO0_5/SDA 11 yes [3] PIO0_6/SCK0 15 yes [3] PIO0_7/CTS 16 yes [3] PIO0_8/MISO0/ 17 yes CT16B0_MAT0 [3] PIO0_9/MOSI0/ 18 yes CT16B0_MAT1 [3] SWCLK/PIO0_10/ ...

Page 16

... NXP Semiconductors Table 5. LPC1111/12/13/14 pin description table (HVQFN33 package) Symbol Pin Start logic input PIO1_0 to PIO1_11 [5] R/PIO1_0/AD1/ 22 yes CT32B1_CAP0 [5] R/PIO1_1/AD2 CT32B1_MAT0 [5] R/PIO1_2/AD3 CT32B1_MAT1 [5] SWDIO/PIO1_3 AD4/CT32B1_MAT2 [5] no PIO1_4/AD5/ 26 CT32B1_MAT3/ WAKEUP [3] PIO1_5/RTS CT32B0_CAP0 [3] PIO1_6/RXD CT32B0_MAT0 [3] PIO1_7/TXD CT32B0_MAT1 [3] PIO1_8 CT16B1_CAP0 [3] PIO1_9 CT16B1_MAT0 LPC1111_12_13_14 Product data sheet ...

Page 17

... NXP Semiconductors Table 5. LPC1111/12/13/14 pin description table (HVQFN33 package) Symbol Pin Start logic input [5] PIO1_10/AD6 CT16B1_MAT1 [5] PIO1_11/AD7 27 no PIO2_0 [3] PIO2_0/DTR 1 no PIO3_0 to PIO3_5 [3] PIO3_2 28 no [3] PIO3_4 13 no [3] PIO3_5 [6] XTALIN 4 - [6] XTALOUT [1] Pin state at reset for default function Input Output internal pull-up enabled inactive, no pull-up/down enabled. ...

Page 18

... NXP Semiconductors 7. Functional description 7.1 ARM Cortex-M0 processor The ARM Cortex- general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. 7.2 On-chip flash program memory The LPC1111/12/13/14 contain 32 kB (LPC1114 (LPC1113 (LPC1112 (LPC1111) of on-chip flash memory. 7.3 On-chip SRAM The LPC1111/12/13/14 contain a total of 8 kB on-chip static RAM memory ...

Page 19

... NXP Semiconductors LPC1111/12/13/ reserved private peripheral bus reserved AHB peripherals reserved APB peripherals 1 GB reserved 0.5 GB reserved 16 kB boot ROM reserved 8 kB SRAM (LPC1113/14/301 SRAM (LPC1111/12/13/14/201 SRAM (LPC1111/12/101) reserved 32 kB on-chip flash (LPC1114 on-chip flash (LPC1113 on-chip flash (LPC1112 on-chip flash (LPC1111 (1) LQFP48/PLCC44 packages only ...

Page 20

... NXP Semiconductors • In the LPC1111/12/13/14, the NVIC supports 32 vectored interrupts including inputs to the start logic from individual GPIO pins. • Four programmable interrupt priority levels, with hardware priority level masking. • Software interrupt generation. 7.5.2 Interrupt sources Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags ...

Page 21

... NXP Semiconductors Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode. The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz. 7.8.1 Features • ...

Page 22

... NXP Semiconductors receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I controlled by more than one bus master connected to it. 7.10.1 Features • The C-bus interface also supports Fast-mode Plus with bit rates Mbit/s. ...

Page 23

... NXP Semiconductors • Counter or timer operation. • One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt. • Four match registers per timer that allow: – Continuous operation with optional interrupt generation on match. ...

Page 24

... NXP Semiconductors 7.15 Clocking and power control 7.15.1 Crystal oscillators The LPC1111/12/13/14 include three independent oscillators. These are the system oscillator, the Internal RC oscillator (IRC), and the Watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application. ...

Page 25

... NXP Semiconductors Upon power-up or any chip reset, the LPC1111/12/13/14 use the IRC as the clock source. Software may later switch to one of the other available clock sources. 7.15.1.2 System oscillator The system oscillator can be used as the clock source for the CPU, with or without using the PLL ...

Page 26

... NXP Semiconductors 7.15.5.1 Sleep mode When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core. In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs ...

Page 27

... NXP Semiconductors 7.16.3 Brownout detection The LPC1111/12/13/14 includes four levels for monitoring the voltage on the V this voltage falls below one of the four selected levels, the BOD asserts an interrupt signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC in order to cause a CPU interrupt ...

Page 28

... NXP Semiconductors 7.16.7 External interrupt inputs All GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs serve as external interrupts (see 7.17 Emulation and debugging Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four breakpoints and two watchpoints is supported. ...

Page 29

... NXP Semiconductors 8. Limiting values Table 6. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter V supply voltage (core and external rail input voltage I I supply current DD I ground current SS I I/O latch-up current latch T storage temperature stg T maximum junction temperature ...

Page 30

... NXP Semiconductors 9. Static characteristics Table 7. Static characteristics = −40 °C to +85 °C, unless otherwise specified. T amb Symbol Parameter V supply voltage (core DD and external rail) I supply current DD Standard port pins, RESET I LOW-level input current HIGH-level input IH current I OFF-state output OZ current V input voltage I V output voltage ...

Page 31

... NXP Semiconductors Table 7. Static characteristics = −40 °C to +85 °C, unless otherwise specified. T amb Symbol Parameter I HIGH-level output OH current I LOW-level output OL current I HIGH-level short-circuit OHS output current I LOW-level short-circuit OLS output current I pull-down current pd I pull-up current pu High-drive output pin (PIO0_7) I LOW-level input current V ...

Page 32

... NXP Semiconductors Table 7. Static characteristics = −40 °C to +85 °C, unless otherwise specified. T amb Symbol Parameter I LOW-level output OL current I LOW-level short-circuit OLS output current I pull-down current pd I pull-up current C-bus pins (PIO0_4 and PIO0_5) V HIGH-level input IH voltage V LOW-level input voltage IL V hysteresis voltage ...

Page 33

... NXP Semiconductors [13] Allowed as long as the current limit does not exceed the maximum current allowed by the device. [14 Table 8. ADC static characteristics = −40 °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz amb Symbol Parameter V analog input voltage IA C analog input capacitance ...

Page 34

... NXP Semiconductors 1023 1022 1021 1020 1019 1018 7 code out offset error E O (1) Example of an actual transfer curve. (2) The ideal transfer curve. (3) Differential linearity error (E (4) Integral non-linearity (E L(adj) (5) Center of a step of the actual transfer curve. Fig 7. ADC characteristics LPC1111_12_13_14 Product data sheet ...

Page 35

... NXP Semiconductors 9.1 BOD static characteristics Table °C. T amb Symbol V th [1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see LPC111x user manual. 9.2 Power consumption Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see LPC111x user manual): • ...

Page 36

... NXP Semiconductors (mA) (1) System oscillator and system PLL disabled; IRC enabled. (2) System oscillator and system PLL enabled; IRC disabled. Fig 8. (mA) (1) System oscillator and system PLL disabled; IRC enabled. (2) System oscillator and system PLL enabled; IRC disabled. Fig 9. LPC1111_12_13_14 Product data sheet ...

Page 37

... NXP Semiconductors (mA) (1) System oscillator and system PLL disabled; IRC enabled. (2) System oscillator and system PLL enabled; IRC disabled. Fig 10. Sleep mode: Typical supply current I (μA) Fig 11. Deep-sleep mode: Typical supply current I LPC1111_12_13_14 Product data sheet −40 −15 Conditions 3.3 V; sleep mode entered from flash; all peripherals disabled in the DD SYSAHBCLKCTRL register (SYSAHBCLKCTRL = 0x1F) ...

Page 38

... NXP Semiconductors (μA) Fig 12. Deep power-down mode: Typical supply current I LPC1111_12_13_14 Product data sheet 0 0.6 0.4 0.2 0 −40 −15 different supply voltages V DD All information provided in this document is subject to legal disclaimers. Rev. 2 — 18 August 2010 LPC1111/12/13/14 32-bit ARM Cortex-M0 microcontroller VDD = 3 ...

Page 39

... NXP Semiconductors 9.3 Peripheral power consumption The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCFG and PDRUNCFG (for analog blocks) registers. All other blocks are disabled in both registers and no code is executed. Measured on a typical sample at T noted otherwise, the system oscillator and PLL are running in both measurements ...

Page 40

... NXP Semiconductors 9.4 Electrical pin characteristics V Fig 13. High-drive output: Typical HIGH-level output voltage V (mA) Fig 14. I LPC1111_12_13_14 Product data sheet 3 °C (V) 25 °C −40 °C 3.2 2.8 2 Conditions 3 pin PIO0_7. DD output current 0.2 Conditions 3 pins PIO0_4 and PIO0_5 C-bus pins (high current sink): Typical LOW-level output current I ...

Page 41

... NXP Semiconductors (mA) Fig 15. Typical LOW-level output current I V Fig 16. Typical HIGH-level output voltage V LPC1111_12_13_14 Product data sheet 0.2 Conditions 3.3 V; standard port pins and PIO0_7. DD 3 °C 25 °C 3.2 −40 °C 2.8 2 Conditions 3.3 V; standard port pins All information provided in this document is subject to legal disclaimers. ...

Page 42

... NXP Semiconductors (μA) Fig 17. Typical pull-up current I (μA) Fig 18. Typical pull-down current I LPC1111_12_13_14 Product data sheet −10 − °C 25 °C −40 °C −50 − Conditions 3.3 V; standard port pins. DD versus input voltage ° °C −40 ° Conditions 3.3 V; standard port pins. ...

Page 43

... NXP Semiconductors 10. Dynamic characteristics 10.1 Flash memory Table 11. = −40 °C to +85 °C, unless otherwise specified. T amb Symbol N endu t ret prog [1] Number of program/erase cycles. [2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes. ...

Page 44

... NXP Semiconductors 10.3 Internal oscillators Table 13. = −40 °C to +85 °C; 2.7 V ≤ amb Symbol f osc(RC) [1] Parameters are valid over operating temperature range unless otherwise specified. Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply [2] voltages. (MHz) Fig 20 ...

Page 45

... NXP Semiconductors 10.4 I/O pins Table 15. = −40 °C to +85 °C; 3.0 V ≤ amb Symbol [1] Applies to standard port pins and RESET pin. 2 10.5 I C-bus Table 16. = −40 °C to +85 °C. T amb Symbol f SCL LOW t HIGH t HD;DAT t SU;DAT [1] See the I [2] Parameters are valid over operating temperature range unless otherwise specified. ...

Page 46

... NXP Semiconductors [6] The maximum t output stage t SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t [7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing. ...

Page 47

... NXP Semiconductors Table 17. Dynamic characteristics of SPI pins in SPI mode Symbol Parameter T PCLK cycle time cy(PCLK) t data set-up time DS t data hold time DH t data output valid time in SPI mode v(Q) t data output hold time in SPI mode h(Q) = (SSPCLKDIV × SCR) × CPSDVSR ...

Page 48

... NXP Semiconductors SCK (CPOL = 0) SCK (CPOL = 1) Fig 23. SPI slave timing in SPI mode LPC1111_12_13_14 Product data sheet T cy(clk) MOSI DATA VALID t MISO DATA VALID MOSI DATA VALID t v(Q) MISO DATA VALID Pin names SCK, MISO, and MOSI refer to pins for both SPI peripherals, SPI0 and SPI1. ...

Page 49

... NXP Semiconductors 11. Application information 11.1 ADC usage notes The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in • The ADC input trace must be short and as close as possible to the LPC1111/12/13/14 chip. • The ADC input traces must be shielded from fast switching digital signals and noisy power supply lines. • ...

Page 50

... NXP Semiconductors Fig 25. Oscillator modes and models: oscillation mode of operation and external crystal Table 18. Fundamental oscillation frequency F 1 MHz - 5 MHz 5 MHz - 10 MHz 10 MHz - 15 MHz 15 MHz - 20 MHz Table 19. Fundamental oscillation frequency F 15 MHz - 20 MHz 20 MHz - 25 MHz 11.3 XTAL Printed Circuit Board (PCB) layout guidelines The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip ...

Page 51

... NXP Semiconductors order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C accordingly to the increase in parasitics of the PCB layout. 11.4 Standard I/O pad configuration Figure 26 • Digital output driver • Digital input: Pull-up enabled/disabled • ...

Page 52

... NXP Semiconductors 11.5 Reset pad configuration Fig 27. Reset pad configuration LPC1111_12_13_14 Product data sheet reset GLITCH FILTER All information provided in this document is subject to legal disclaimers. Rev. 2 — 18 August 2010 LPC1111/12/13/14 32-bit ARM Cortex-M0 microcontroller ESD ESD V SS 002aaf274 © NXP B.V. 2010. All rights reserved. ...

Page 53

... NXP Semiconductors 12. Package outline LQFP48: plastic low profile quad flat package; 48 leads; body 1 pin 1 index DIMENSIONS (mm are the original dimensions) A UNIT max. 0.20 1.45 1.6 mm 0.25 0.05 1.35 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION ...

Page 54

... NXP Semiconductors PLCC44: plastic leaded chip carrier; 44 leads pin 1 index 6 β DIMENSIONS (mm dimensions are derived from the original inch dimensions UNIT max. min. 4.57 0.53 mm 0.51 0.25 3.05 4.19 0.33 0.180 0.021 inches 0.02 0.01 0.12 0.165 0.013 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. ...

Page 55

... NXP Semiconductors HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 0.85 mm terminal 1 index area terminal 1 32 index area Dimensions (1) Unit max 1.00 0.05 0.35 mm nom 0.85 0.02 0.28 0.2 min 0.80 0.00 0.23 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. ...

Page 56

... NXP Semiconductors 13. Abbreviations Table 20. Acronym ADC AHB APB BOD GPIO PLL RC SPI SSI SSP UART LPC1111_12_13_14 Product data sheet Abbreviations Description Analog-to-Digital Converter Advanced High-performance Bus Advanced Peripheral Bus BrownOut Detection General Purpose Input/Output Phase-Locked Loop Resistor-Capacitor Serial Peripheral Interface Serial Synchronous Interface ...

Page 57

... NXP Semiconductors 14. Revision history Table 21. Revision history Document ID Release date LPC1111_12_13_14 v.2 20100818 Modifications: LPC1111_12_13_14 v.1 20100416 LPC1111_12_13_14 Product data sheet Data sheet status Product data sheet limit changed to −6500 V (min) /+6500 V (max) in • V ESD • t updated for SPI in master mode DS • ...

Page 58

... In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or ...

Page 59

... For sales office addresses, please send an email to: LPC1111_12_13_14 Product data sheet own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ ...

Page 60

... NXP Semiconductors 17. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 4 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 4.1 Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 3 5 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4 6 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5 6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 8 7 Functional description . . . . . . . . . . . . . . . . . . 18 7.1 ARM Cortex-M0 processor . . . . . . . . . . . . . . . 18 7.2 On-chip flash program memory . . . . . . . . . . . 18 7.3 On-chip SRAM ...