M30622SAFP#U5 Renesas Electronics America, M30622SAFP#U5 Datasheet - Page 251

IC M16C MPU ROMLESS 100QFP

M30622SAFP#U5

Manufacturer Part Number
M30622SAFP#U5
Description
IC M16C MPU ROMLESS 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheets

Specifications of M30622SAFP#U5

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
50
Program Memory Type
ROMless
Ram Size
3K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-QFP
For Use With
867-1000 - KIT QUICK START RENESAS 62PM3062PT3-CPE-3 - EMULATOR COMPACT M16C/62P/30P
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30622SAFP#U5M30622SAFP
Manufacturer:
AVAGO
Quantity:
18
Company:
Part Number:
M30622SAFP#U5M30622SAFP
Manufacturer:
MITSUBISHI
Quantity:
852
Company:
Part Number:
M30622SAFP#U5M30622SAFP
Manufacturer:
MITSUBISHI
Quantity:
20 000
Company:
Part Number:
M30622SAFP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
CPU Rewrite Mode (Flash Memory Version)
1-230
Data Protect Function (Block Lock)
Status Register
Each block in Figure 1.25.1 has a nonvolatile lock bit to specify that the block be protected (locked)
against erase/write. The lock bit program command is used to set the lock bit to 0 (locked). The lock bit of
each block can be read out using the read lock bit status command.
Whether block lock is enabled or disabled is determined by the status of the lock bit and how the flash
memory control register 0’s lock bit disable select bit is set.
The status register indicates the operating status of the flash memory and whether an erase or program
operation has terminated normally or in an error. The content of this register can be read out by only
writing the read status register command (70
The status register is cleared by writing the Clear Status Register command (50
After a reset, the status register is set to “80
Each bit in this register is explained below.
Write state machine (WSM) status (SR7)
Erase status (SR5)
(1) When the lock bit disable select bit = “0”, a specified block can be locked or unlocked by the lock bit
(2) When the lock bit disable select bit = “1”, all blocks are nonlocked regardless of the lock bit data, so
After power-on, the write state machine (WSM) status is set to “1”.
The write state machine (WSM) status indicates the operating status of the device, as for output on the
RY/BY pin. This status bit is set to “0” during auto write or auto erase operation and is set to “1” upon
completion of these operations.
The erase status informs the operating status of auto erase operation to the CPU. When an erase
error occurs, it is set to “1”.
The erase status is reset to “0” when cleared.
status (lock bit data). Blocks whose lock bit data = “0” are locked, so they are disabled against
erase/write. On the other hand, the blocks whose lock bit data = “1” are not locked, so they are
enabled for erase/write.
they are enabled for erase/write. In this case, the lock bit data that is “0” (locked) is set to “1”
(nonlocked) after erasure, so that the lock bit-actuated lock is removed.
____
16
16
.”
). Table 1.26.2 details the status register.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
16
).
M16C / 62A Group
Mitsubishi microcomputers

Related parts for M30622SAFP#U5