am79c970 Advanced Micro Devices, am79c970 Datasheet - Page 40
am79c970
Manufacturer Part Number
am79c970
Description
Pcnettm-pci Single-chip Ethernet Controller For Pci Local Bus
Manufacturer
Advanced Micro Devices
Datasheet
1.AM79C970.pdf
(168 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
am79c970ACK
Manufacturer:
AMD
Quantity:
271
Company:
Part Number:
am79c970AKC
Manufacturer:
AMtek
Quantity:
11
Part Number:
am79c970AKC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
am79c970AKC/W
Manufacturer:
AMD
Quantity:
226
Part Number:
am79c970AKC/W
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
am79c970AKCW
Manufacturer:
AMD
Quantity:
6 557
Part Number:
am79c970AVC
Manufacturer:
AMD
Quantity:
20 000
Partial Linear Burst
Certain factors may cause the PCnet-PCI controller to
burst fewer than the LINBC limit during a single burst se-
quence. Factors that could generate a partial linear
burst include:
Typically, during the case of a master read operation (for
TX buffer transfers), the last transfer in the linear burst
sequence will be the last transfer executed before the
PCnet-PCI controller releases the bus. This is true of
both partial and completed linear burst sequences.
No more data available for transfers from the
current TX buffer
No more data available for transfer from the RX
FIFO for this packet
No more space available for transfers to the
current RX buffer
Preemption
P R E L I M I N A R Y
Am79C970
During the case of a master write operation (for RX
buffer transfers) when RX packet data has ended, the
last transfer in the linear burst sequence will be the last
transfer executed before the PCnet-PCI controller re-
leases the bus. This is true of both partial and completed
linear burst sequences.
However, if the next transfer that the PCnet-PCI control-
ler is scheduled to execute will be to the last available
location of a RX buffer, then the PCnet-PCI controller
will use a non-burst cycle to make the last transfer to the
buffer. This event occurs because of the restrictions
placed upon the byte enable signals during the linear
burst operation. As mentioned in the initial description of
linear burst accesses, all byte lanes of the data bus are
always enabled during linear burst operations. Note,
however, that in the case of the last RX buffer location,
the PCnet-PCI controller may own only a portion of the
DWORD location. In such cases, it is necessary to dis-
continue linear burst accesses on the second from last
RX buffer location so that an ordinary transfer with some
byte lanes disabled can be used for the final transfer.
AMD
1-907