cp3ub26 National Semiconductor Corporation, cp3ub26 Datasheet - Page 92
cp3ub26
Manufacturer Part Number
cp3ub26
Description
Reprogrammable Connectivity Processor With Usb And Can Interfaces
Manufacturer
National Semiconductor Corporation
Datasheet
1.CP3UB26.pdf
(270 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cp3ub26G18NEP/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
cp3ub26G18NEPX
Manufacturer:
Texas Instruments
Quantity:
10 000
- Current page: 92 of 270
- Download datasheet (4Mb)
www.national.com
17.3.9
The RXEV register reports the current status of the FIFO,
used by the three Receive Endpoints. The RXEV register is
clear after reset. It provides read-only access from the CPU
bus.
RXFIFO
RXOVRRN
17.3.10 Receive Mask Register (RXMSK)
The RXMSK register is used to select the bits of the RXEV
register, which cause the RX_EV bit in the MAEV register to
be set. When set and the corresponding bit in the RXEV
register is set, RX_EV bit in the MAEV register is set. When
clear, the corresponding bit in the RXEV register does not
cause the RX_EV bit to be set. The RXMSK register pro-
vides read/write access. This register is clear after reset.
7
7
RXOVRRN
RXOVRRN
Receive Event Register (RXEV)
The Receive FIFO n are set whenever either
RX_ERR or RX_LAST in the respective Re-
ceive Status registers (RXSn) are set. Read-
ing
automatically clears these bits. The CR16
USB node discards all packets for Endpoint 0
received with errors. This is necessary in case
of retransmission due to media errors, ensur-
ing that a good copy of a SETUP packet is
captured. Otherwise, the FIFO may potentially
be tied up, holding corrupted data and unable
to receive a retransmission of the same pack-
et (the RXFIFO0 bit only reflects the value of
RX_LAST for Endpoint 0). If data streaming is
used for the receive endpoints (EP2, EP4 and
EP6), software must check the respective
RX_ERR bits to ensure the packets received
are not corrupted by errors.
The Receive Overrun n bits are set when an
overrun condition is indicated in the corre-
sponding receive FIFO n. They are cleared
when the register is read. Software must
check the respective RX_ERR bits that pack-
ets received for the other receive endpoints
(EP2, EP4 and EP6) are not corrupted by er-
rors, as these endpoints support data stream-
ing (packets which are longer than the actual
FIFO depth).
the
4
4
corresponding
3
3
RXFIFO
RXFIFO
RXSn
register
0
0
92
17.3.11 NAK Event Register (NAKEV)
A bit in the NAKEV register is set when a Negative Acknowl-
edge (NAK) was generated by the corresponding endpoint.
The NAKEV register provides read-only access from the
CPU bus. It is clear after reset.
IN
OUT
17.3.12 NAK Mask Register (NAKMSK)
The NAKMSK register is used to select the bits of the NA-
KEV register, which cause the NAK bit in the MAEV register
to be set. When set and the corresponding bit in the NAKEV
register is set, the NAK bit in the MAEV register is set. When
cleared, the corresponding bit in the NAKEV register does
not cause NAK to be set. The NAKMSK register provides
read/write access. It is clear after reset.
7
7
OUT
OUT
The IN n bits are set when a NAK handshake
is generated for an enabled address/endpoint
combination (AD_EN in the Function Ad-
dress, FAR, register is set and EP_EN in the
Endpoint Control, EPCx, register is set) in re-
sponse to an IN token. These bits are cleared
when the register is read.
The OUT n bits are set when a NAK hand-
shake is generated for an enabled address/
endpoint combination (AD_EN in the FAR reg-
ister is set and EP_EN in the EPCx register is
set) in response to an OUT token. These bits
are not set if NAK is generated as result of an
overrun condition. They are cleared when the
register is read.
4
4
3
3
IN
IN
0
0
Related parts for cp3ub26
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Freescale Semiconductor Technical Data
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Self-calibrating 12-bit Plus Sign Serial I/o A/d Converters With Mux And Sample/hold
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Pllatinum Tm Fractional N Rf / Integer N If Dual Low Power Frequency Synthesizer
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Pllatinum? 2.0 Ghz Frequency Synthesizer For Rf Personal Communications
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Pllatinumtm 160 Mhz Frequency Synthesizer For Rf Personal Communications
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Dual N-channel Enhancement Mode Field Effect Transistor
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Video Amplifier System (obsolete)
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Synchronous Step-up DC/DC Converter For White Led Applications
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
CLC420 - High Speed, Voltage Feedback op Amp, Package: Lcc, Pin Nb=20
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Monolithic Triple 4.5 CRT Driver
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Differential Video Amplifier
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
ADC10061 - 10-Bit 600 NS A/D Converter With Input Multiplexer And Sample/Hold, Package: Soic Wide, Pin Nb=20
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
DS36277 - Dominant Mode Multipoint Transceiver, Package: Soic Narrow, Pin Nb=8
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Printer Solenoid Driver
Manufacturer:
National Semiconductor Corporation
Datasheet:
Part Number:
Description:
Quad High Speed Trapezoidal Bus Transceiver
Manufacturer:
National Semiconductor Corporation
Datasheet: