st92f120 STMicroelectronics, st92f120 Datasheet - Page 211

no-image

st92f120

Manufacturer Part Number
st92f120
Description
8/16-bit Flash Mcu Family With Ram, Eeprom And J1850 Blpd
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
st92f120JV9Q7
Manufacturer:
ST
Quantity:
3 478
Part Number:
st92f120JV9Q7
Manufacturer:
ST
0
Part Number:
st92f120V107
Manufacturer:
ST
0
Part Number:
st92f120V10Q
Manufacturer:
ST
0
Part Number:
st92f120V1Q7
Manufacturer:
ST
Quantity:
6 765
Part Number:
st92f120V1Q7
Manufacturer:
ST
0
Part Number:
st92f120V1Q7
Manufacturer:
ST
Quantity:
20 000
Part Number:
st92f120V1Q7C
Manufacturer:
ST
0
Part Number:
st92f120V1Q7C
Manufacturer:
ST
Quantity:
20 000
Part Number:
st92f120V1Q7DTR
Manufacturer:
MAXIM
Quantity:
2 854
Part Number:
st92f120V9Q7
Manufacturer:
TEXAS
Quantity:
2 500
Part Number:
st92f120V9Q7
Manufacturer:
ST
Quantity:
20 000
Part Number:
st92f120V9Q7C
Manufacturer:
ST
Quantity:
101
SERIAL PERIPHERAL INTERFACE (Cont’d)
10.6.4.5 Master Mode Fault
Master mode fault occurs when the master device
has its SS pin pulled low, then the MODF bit is set.
Master mode fault affects the SPI peripheral in the
following ways:
Clearing the MODF bit is done through a software
sequence:
1. A read access to the SPSR register while the
2. A write to the SPCR register.
Notes: To avoid any multiple slave conflicts in the
case of a system comprising several MCUs, the
SS pin must be pulled high during the clearing se-
quence of the MODF bit. The SPOE and MSTR
– The MODF bit is set and an SPI interrupt is
– The SPOE bit is reset. This blocks all output
– The MSTR bit is reset, thus forcing the device
generated if the SPIE bit is set.
from the device and disables the SPI periph-
eral.
into slave mode.
MODF bit is set.
bits may be restored to their original state during or
after this clearing sequence.
Hardware does not allow the user to set the SPOE
and MSTR bits while the MODF bit is set except in
the MODF bit clearing sequence.
In a slave device the MODF bit can not be set, but
in a multi master configuration the device can be in
slave mode with this MODF bit set.
The MODF bit indicates that there might have
been a multi-master conflict for system control and
allows a proper exit from system operation to a re-
set or default system state using an interrupt rou-
tine.
10.6.4.6 Overrun Condition
An overrun condition occurs, when the master de-
vice has sent several data bytes and the slave de-
vice has not cleared the SPIF bit issuing from the
previous data byte transmitted.
In this case, the receiver buffer contains the byte
sent after the SPIF bit was last cleared. A read to
the SPDR register returns this byte. All other bytes
are lost.
This condition is not detected by the SPI peripher-
al.
SERIAL PERIPHERAL INTERFACE (SPI)
211/324
9

Related parts for st92f120