IDT72V7250L10BB IDT, Integrated Device Technology Inc, IDT72V7250L10BB Datasheet
IDT72V7250L10BB
Specifications of IDT72V7250L10BB
Available stocks
Related parts for IDT72V7250L10BB
IDT72V7250L10BB Summary of contents
Page 1
VOLT HIGH-DENSITY SUPERSYNC II™ 72-BIT FIFO 512 x 72, 1,024 x 72 2,048 x 72, 4,096 x 72 8,192 x 72, 16,384 x 72 32,768 x 72, 65,536 x 72 FEATURES: • • • • • Choose among the ...
Page 2
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 DESCRIPTION: The IDT72V7230/72V7240/72V7250/72V7260/72V7270/72V7280/ 72V7290/72V72100 are exceptionally deep, high speed, CMOS ...
Page 3
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 DESCRIPTION (CONTINUED) and Read Enable (REN) input. Data is read ...
Page 4
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 During Master Reset (MRS) the following events occur: the read ...
Page 5
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 PIN DESCRIPTION Symbol Name I/O D –D Data Inputs I ...
Page 6
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 PIN DESCRIPTION (CONTINUED) Symbol Name I/O EF/OR Empty Flag/ O ...
Page 7
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 ABSOLUTE MAXIMUM RATINGS Symbol Rating V Terminal Voltage TERM with ...
Page 8
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K ELECTRICAL CHARACTERISTICS (Commercial 3.3V ± 0.15V, T ...
Page 9
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 FUNCTIONAL DESCRIPTION TIMING MODES: IDT STANDARD vs FIRST WORD FALL ...
Page 10
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 TABLE 2 — — — — — DEFAULT PROGRAMMABLE FLAG ...
Page 11
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K FIFO COMMERCIAL TEMPERATURE RANGE 11 ...
Page 12
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K WEN REN ...
Page 13
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 1st Parallel Offset Write/Read Cycle D/Q71 D/Q19 D/Q17 EMPTY OFFSET ...
Page 14
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 FUNCTIONAL DESCRIPTION (CONTINUED) SERIAL PROGRAMMING MODE If Serial Programming mode ...
Page 15
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K FWFT mode is selected, the FIFO will mark the ...
Page 16
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 SIGNAL DESCRIPTION INPUTS: DATA ...
Page 17
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K will go HIGH allowing a write to occur. The ...
Page 18
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 flag timing mode. If asynchronous PAF/PAE configuration is selected (PFM, ...
Page 19
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K IDT Standard mode reads are performed after ...
Page 20
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 BYTE ORDER ON INPUT PORT: BYTE ORDER ON OUTPUT PORT: ...
Page 21
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 BYTE ORDER ON INPUT PORT: BYTE ORDER ON OUTPUT PORT: ...
Page 22
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 JTAG TIMING SPECIFICATION TCK TDI/ TMS ...
Page 23
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 JTAG INTERFACE Five additional pins (TDI, TDO, TMS, TCK and ...
Page 24
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K Test-Logic 0 Run-Test/ Input = TMS NOTES: 1. Five ...
Page 25
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 THE INSTRUCTION REGISTER The Instruction register allows an instruction to ...
Page 26
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 MRS t RSS REN t RSS WEN t RSS FWFT/SI ...
Page 27
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 PRS t RSS REN t RSS WEN t RSS RT ...
Page 28
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K WRITE WCLK 1 (1) t SKEW1 ...
Page 29
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 RCLK t ENS REN t t RCSH RCSS RCS EF ...
Page 30
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K FIFO COMMERCIAL TEMPERATURE RANGE 30 ...
Page 31
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K FIFO COMMERCIAL TEMPERATURE RANGE 31 ...
Page 32
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K FIFO COMMERCIAL TEMPERATURE RANGE 32 ...
Page 33
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 RCLK t t ENH ENS t RTS REN t A ...
Page 34
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 RCLK t ENH t ENS t RTS REN Q - ...
Page 35
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 RCLK t ENS REN ...
Page 36
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 RCLK t ENS REN ...
Page 37
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 WCLK LD WEN Figure 21. ...
Page 38
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K CLKH CLKL WCLK t ENS t ENH WEN ...
Page 39
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K CLKH WCLK WEN n words in FIFO PAE n ...
Page 40
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 OPTIONAL CONFIGURATIONS WIDTH EXPANSION CONFIGURATION Word width may be increased ...
Page 41
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC II 512 36, 16K x 72, 32K x 72, 64K x 72 FWFT/SI FWFT/SI WRITE CLOCK WCLK IDT 72V7230 WRITE ENABLE WEN ...
Page 42
ORDERING INFORMATION XXXXX X XX Device Type Power Speed NOTE: 1. Industrial temperature range is available by special order. DATASHEET DOCUMENT HISTORY 06/01/2000 pgs 33, 34, 34, 35, 38, 41, and 42. 11/01/2000 pgs ...