UPD78F0078GK-9ET-A Renesas Electronics America, UPD78F0078GK-9ET-A Datasheet - Page 317

no-image

UPD78F0078GK-9ET-A

Manufacturer Part Number
UPD78F0078GK-9ET-A
Description
Manufacturer
Renesas Electronics America
Datasheet

Specifications of UPD78F0078GK-9ET-A

Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
UPD78F0078GK-9ET-A
Quantity:
57
16.4.2 3-wire serial I/O mode
a display controller, etc.
input line (SI3).
(1) Registers to be used
Note
Caution When using SIO3, stop the operation of UART2 (bit 7 (POWER2) of asynchronous serial interface
Remark
CSIE3 MODE3 SCL31 SCL30
The 3-wire serial I/O mode can be used when connecting a peripheral IC incorporating a clocked serial interface,
This mode executes communication via three lines: a serial clock line (SCK3), serial output line (SO3), and serial
1
1
1
1
1
1
• Serial operation mode register 3 (CSIM3)
• Port mode register 3 (PM3)
• Port register 3 (P3)
<1> Set bits 2 to 0 (MODE3, SCL31, and SCL30) of the CSIM3 register (see Figure 16-2).
<2> Set bit 7 (CSIE3) of the CSIM3 register to 1.
<3> Write data to the SIO3 register.
Caution Take relationship with the other party of communication when setting the port mode register
The basic procedure of setting an operation in the 3-wire serial I/O mode is as follows.
The relationship between the register settings and pins is shown below.
Can be set as port function.
Read data from the SIO3 register.
mode register 2 (ASIM2) = 0).
P
1
0
0
1
0
0
Table 16-2. Relationship Between Register Settings and Pins (3-Wire Serial I/O Mode)
: don’t care, CSIM3: Serial operation mode register 3, PM
CSIM3
: Port output latch
and port register.
than above
0
0
0
Other
0
0
0
PM34
Note
Note
1
1
1
1
CHAPTER 16 SERIAL INTERFACE SIO3
P34
Note
Note
User’s Manual U14260EJ4V0UD
Data transmission/reception is started.
PM35
Note
Note
0
0
0
0
Data reception is started.
P35
Note
Note
0
0
0
0
Transmission/reception is enabled.
PM36
1
1
1
0
0
0
P36
0
0
0
: Port mode register,
Master transmission/
Master transmission
Slave transmission/
Slave transmission
Master reception
Operation Mode
Slave reception
reception
reception
TxD2
P34/
SI3/
P34
P34
SI3
SI3
SI3
SI3
Pin Function
RxD2 ASCK2
SO3/
P35/
SO3
SO3
SO3
SO3
P35
P35
SCK3/
output
output
output
SCK3
SCK3
SCK3
SCK3
SCK3
SCK3
P36/
input
input
input
315

Related parts for UPD78F0078GK-9ET-A