N25Q128A13ESF40F NUMONYX, N25Q128A13ESF40F Datasheet - Page 88

• Manufacturer Part Number: N25Q128A13ESF40F
• Description: NUMN25Q128A13ESF40F 128MB SPI FLASH MEMO
• Manufacturer: NUMONYX

9.1.10
88/180
S
C
DQ0
DQ1
polling instructions (to check if the internal cycle is finished by mean of the WIP bit of the
Status Register or of the Program/Erase controller bit of the Flag Status register): to verify if
the POR sequence is completed is possible to check the WIP bit in the Status Register or
the Program/Erase Controller bit in the Flag Status Register, please note that the
Program/Erase Controller bit in the Flag status register has the reverse logical polarity with
respect to the Status Register WIP bit.
At the end of the POR sequence the WEL bit is low, so the next modify instruction can be
accepted.
Figure 18. Write Enable instruction sequence
Write Disable (WRDI)
The Write Disable (WRDI) instruction (Figure 9) resets the Write Enable Latch (WEL) bit.
The Write Disable (WRDI) instruction is entered by driving Chip Select (S) Low, sending the
instruction code, and then driving Chip Select (S) High.
High Impedance
0
1
2
Instruction
3
4
5
6
7
AI13731