STA310 STMicroelectronics, STA310 Datasheet - Page 16

IC AUDIO DECODER 6+2CH 80-TQFP

STA310

Manufacturer Part Number
STA310
Description
IC AUDIO DECODER 6+2CH 80-TQFP
Manufacturer
STMicroelectronics
Type
Audio Decoderr
Datasheet

Specifications of STA310

Applications
HDTV, Players, Receivers, Set-Top Boxes
Voltage - Supply, Analog
2.5V
Voltage - Supply, Digital
2.5V
Mounting Type
Surface Mount
Package / Case
80-TQFP, 80-VQFP
Audio Codec Type
MP3 Decoder
No. Of Dacs
3
No. Of Input Channels
2
No. Of Output Channels
6
Adc / Dac Resolution
32bit
Sampling Rate
192kHz
Interface Type
I2C, Serial, Parallel
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8856
STA310

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA310
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STA310
Manufacturer:
ST
Quantity:
20 000
Part Number:
STA3100J
Manufacturer:
ST
0
STA310
Table 4.
Figure 7.
Example 2: Only the first 2 bytes are transferred to the STA310 because the number of slots is 20 (16 + 4). SIN
and LRCLKIN are sampled on the falling edge of DSTR. The data is in delayed mode.
The register configuration is SIN_SETUP=3 and CAN_SETUP = DelayMode + LeftFirstChannel + FallingStrobe
+ AllSlot = 1 + 2 + 4 + 8 = 15.
This mode is a specific mode where only the first 16 data bits are transferred. The remaining bits are discarded.
The register configuration is SIN_SETUP = 3 and CAN_SETUP = DelayMode + FallingStrobe = 1 + 4 = 5.
4.4.1.3 SPDIF Input
A true SPDIF Input SPDIF (PCM audio samples) or IEC-61937 (compressed data) is selectable as a main serial
input.
4.4.1.4 Autodetected formats
The STA310 cut 2.0 is able the following audio format changes on the s/pdif input
Table 5. Audio Format detection
16/90
Bit 0
Bit 1
Bit 2
Bit 3
The input data is one slot delayed with
respect to LRCLKIN
First channel when LRCLKIN is set
Data are sampled on falling edge of
DSTR
All the bytes are extracted
LRCLKIN
DSTR
SIN
When Set
Transferred data
BEFORE
MPEG
MPEG
PCM
PCM
AC3
AC3
Discarded data
The input data is not delayed
First channel when LRCLKIN is reset
Data are sampled on rising edge of
DSTR
Only the first 16 data bits are extracted
AFTER
MPEG
MPEG
PCM
PCM
AC3
AC3
When Clear
DelayMode
LeftFirstChannel
FallingStrobe
AllSlot
Name

Related parts for STA310