EP2SGX90EF1152C5ES Altera, EP2SGX90EF1152C5ES Datasheet - Page 184
EP2SGX90EF1152C5ES
Manufacturer Part Number
EP2SGX90EF1152C5ES
Description
IC STRATIX II GX 90K 1152-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet
1.EP2SGX30DF780C5.pdf
(316 pages)
Specifications of EP2SGX90EF1152C5ES
Number Of Logic Elements/cells
90960
Number Of Labs/clbs
4548
Total Ram Bits
4520448
Number Of I /o
558
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
1152-FBGA
For Use With
544-1725 - PCIE KIT W/S II GX EP2SGX90N544-1724 - SI KIT W/SII GX EP2SGX90N544-1702 - VIDEO KIT W/SII GX EP2SGX90N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1765
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 184 of 316
- Download datasheet (2Mb)
Operating Conditions
4–14
Stratix II GX Device Handbook, Volume 1
V
= 1.5 V
400
600
800
1000
1200
Setting
Table 4–13. Typical Pre-Emphasis (First Post-Tap),
C C H
(mV)
V
OD
TX
24%
1
62%
31%
20%
2
112%
56%
35%
23%
17%
Tables 4–13
Note to
(1)
Note to
(1)
V
V
V
3
Table 4–11. Typical V
Table 4–12. Typical V
V
OD
OD
C C H
C C H
Typical (mV)
Typical (mV)
Applicable to data rates from 600 Mbps to 3.125 Gbps. Specification is for
measurement at the package ball.
Applicable to data rates from 600 Mbps to 3.125 Gbps. Specification is for
measurement at the package ball.
TX = 1.2 V
TX = 1.2 V
184%
Table
Table
86%
53%
36%
25%
4
through
4–11:
4–12:
First Post Tap Pre-Emphasis Level
122%
73%
49%
35%
5
4–18
OD
OD
192
TX Term = 100
210
Note (1)
240
260
168%
96%
64%
45%
Setting, TX Term = 120 Ω
Setting, TX Term = 150 Ω
6
show the typical first post-tap pre-emphasis.
(Part 1 of 2)
230%
123%
79%
56%
384
410
7
V
480
500
OD
Ω
V
Setting (mV)
OD
329%
156%
97%
68%
8
Setting (mV)
576
600
720
730
457%
196%
118%
82%
Note (1)
Note (1)
9
Altera Corporation
237%
141%
95%
768
780
10
960
960
312%
165%
110%
June 2009
11
960
960
387%
200%
125%
12
Related parts for EP2SGX90EF1152C5ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: