EP2SGX90EF1152C5ES Altera, EP2SGX90EF1152C5ES Datasheet - Page 183
EP2SGX90EF1152C5ES
Manufacturer Part Number
EP2SGX90EF1152C5ES
Description
IC STRATIX II GX 90K 1152-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet
1.EP2SGX30DF780C5.pdf
(316 pages)
Specifications of EP2SGX90EF1152C5ES
Number Of Logic Elements/cells
90960
Number Of Labs/clbs
4548
Total Ram Bits
4520448
Number Of I /o
558
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
1152-FBGA
For Use With
544-1725 - PCIE KIT W/S II GX EP2SGX90N544-1724 - SI KIT W/SII GX EP2SGX90N544-1702 - VIDEO KIT W/SII GX EP2SGX90N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1765
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 183 of 316
- Download datasheet (2Mb)
Altera Corporation
June 2009
Note to
(1)
Note to
(1)
Note to
(1)
V
V
V
V
V
Table 4–8. Typical V
Table 4–9. Typical V
Table 4–10. Typical V
V
OD
OD
OD
C C H
C C H
C C H
Typical (mV)
Typical (mV)
Typical (mV)
Applicable to data rates from 600 Mbps to 6.375 Gbps. Specification is for
measurement at the package ball.
Applicable to data rates from 600 Mbps to 6.375 Gbps. Specification is for
measurement at the package ball.
Applicable to data rates from 600 Mbps to 3.125 Gbps. Specification is for
measurement at the package ball.
TX = 1.5 V
TX = 1.2 V
TX = 1.5 V
Table
Table
Table
4–8:
4–9:
4–10:
OD
OD
OD
240
320
260
344
300
325
Setting, TX Term = 120 Ω
Setting, TX Term = 150 Ω
Setting, TX Term = 100 Ω
480
510
480
500
Stratix II GX Device Handbook, Volume 1
V
600
625
OD
V
V
Setting (mV)
OD
OD
DC and Switching Characteristics
Setting (mV)
Setting (mV)
720
750
640
664
900
920
Note (1)
Note (1)
Note (1)
960
975
800
816
1200
1200
1200
1200
960
960
4–13
Related parts for EP2SGX90EF1152C5ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: