FWLXT9784BE.A3 Cortina Systems Inc, FWLXT9784BE.A3 Datasheet - Page 44

• Manufacturer Part Number: FWLXT9784BE.A3
• Manufacturer: Cortina Systems Inc

Specifications of FWLXT9784BE.A3

• Lead Free Status / RoHS Status: Not Compliant

LXT9784 — Low-Power Octal PHY
2.12
2.12.1
44
Table 20. Glossary of Protocol Terms
Table 21. Test Mode Configuration
Test Port Operation
The LXT9784 can be set to one of two manufacturing testing modes, depending on TI, TEXEC,
and TCK input pins combination, as shown in Table 20.
The MODE[2:0] pins are used to enable the manufacturing testing modes, and should be set to
"111".
The test mode can be used only for manufacturing testing.
NAND-Tree Test
This command connects all the outputs of the input-buffers in the device periphery into a NAND-
Tree scheme. All the I/O and outputs, except for MODE[2:0], TI, TEXEC, TCK, INT, and TOUT
pins, are put into a Tri-State mode.
Preamble
Start
Opcode
PHY Adr
Reg Adr
Turnaround
Data
Idle
0
0
1
1
1. Note: All other combinations are “reserved” and should not be used.
Mode Select Pins
2
Term
0
1
1
1
1
Sequence of 32 contiguous logic one bits on the MDIO pin at the beginning of each transaction
with corresponding cycles on the MDC clock pin for synchronization of the PHY.
A start of Frame pattern of “01”
An Operation Code which can assume one of two values:
10 Read instruction.
01 Write instruction.
5-bit address of the PHY device with MSB transmitted first, which provides support for 32 unique
PHY addresses.
5-bit address of the specific register within the PHY device with MSB transmitted first. This
provides support for 32 unique registers.
A two-bit turnaround time during which no device actively drives the MDIO signal on a read
cycle. During a read transaction the PHY should not drive MDIO in the first bit time and the drive
a zero in the second bit time. During a write transaction a "10" pattern is driven to PHY.
16 bits of data driven by the PHY on read transaction, and will be driven to PHY on write
transaction. In either case, the MSB is transmitted first.
The IDLE condition on MDIO is a high impedance state. The MDIO driver is disabled and the
PHY should pull-up the MDIO line to logic one.
1
0
1
1
0
1
X
X
0
0
TCK
Test Enable Pins
X
X
0
1
TI
X
X
1
0
TEXEC
RMII
SMII
NAND Tree (+ Hi Z)
XNOR Tree (+ Hi Z)
Definition
Mode
Manufacturing test mode
Normal System Mode
Comments
Datasheet