EVAL-AD1954EB Analog Devices Inc, EVAL-AD1954EB Datasheet - Page 12

• Manufacturer Part Number: EVAL-AD1954EB
• Description: BOARD EVAL FOR AD1954
• Manufacturer: Analog Devices Inc

Specifications of EVAL-AD1954EB

• Rohs Status: RoHS non-compliant

SIGNAL PROCESSING
Signal Processing Overview
Figure 2 shows the signal processing flow diagram of the AD1954.
The AD1954 is designed to provide all the signal processing
functions commonly used in 2.0 or 2.1 playback systems. A seven-
biquad equalizer operates on the stereo input signal.The output of
this equalizer is fed to a two-biquad crossover filter for the main
channels, and the mono sum of the left and right equalizer outputs
is fed to a three-biquad crossover filter for the subchannel. Each
of the three channels has independent delay compensation. There
are two high quality compressor/limiters available: one operating
on the left/right outputs and one operating on the subwoofer chan-
nel.The subwoofer output may be blended back into the left/right
outputs for 2.0 playback systems. In this configuration, the two
independent compressor/limiters provide two-band compression,
which significantly improves the sound quality of compressed
audio. In addition, the main channels have a stereo widening
algorithm that increases the perceived spread of the stereo image.
Most of the signal processing functions are coded using full 48-bit
double-precision arithmetic.The input word length is 24 bits, with
two extra headroom bits added in the processor to allow internal
gains up to 12 dB without clipping (additional gains can be
accommodated by scaling down the input signal in the first biquad
filter section).
A graphical user interface (GUI) is available for evaluation of
the AD1954 (Figure 3). This GUI controls all of the functions of
the chip in a very straightforward and user friendly interface. No
code needs to be written to use the GUI to control the chip. For
more information on AD1954 software tools, send an e-mail to
[e-mail].
Each section of this flow diagram will be explained in detail on
the following pages.
Numeric Formats
It is common in DSP systems to use a standardized method of
specifying numeric formats.To better comprehend issues relating to
precision and overflow, it is helpful to think in terms of fractional
twos complement number systems. Fractional number systems
are specified by an A.B format, where A is the number of bits to
the left of the decimal point, and B is the number of bits to the
right of the decimal point. In a twos complement system, there is
also an implied offset of one-half of the binary range; for example,
in a twos complement 1.23 system, the legal signal range is
–1.0 to +(1.0 – 1 LSB).
AD1954
RIGHT
LEFT
IN
IN
SUB CHANNEL
L/R MIX
DEEMPH
DEEMPH
HPF/
HPF/
EQ AND CROSSOVER FILTERS
7 BIQUAD
7 BIQUAD
FILTERS
FILTERS
CROSSOVER
CROSSOVER
CROSSOVER
(2 FILTERS)
(3 FILTERS)
(2 FILTERS)
Figure 2. Signal Processing Flow
1 BIQUAD
FILTER
SUB DYNAMICS PROCESSOR
–12–
(0ms–3.7ms)
(0ms–3.7ms)
DELAY
DELAY
LOOK-UP TABLE
LEVEL DETECT,
The AD1954 uses two different numeric formats: one for the
coefficient values (stored in the parameter RAM) and one for the
signal data values. The coefficient format is as follows:
Coefficient Format
Coefficient Format: 2.20
Range: –2.0 to +(2.0 – 1 LSB)
Examples:
1000000000000000000000 = –2.0
1100000000000000000000 = –1.0
1111111111111111111111 = (1 LSB below 0.0)
0000000000000000000000 = 0.0
0100000000000000000000 = 1.0
0111111111111111111111 = (2.0 – 1 LSB)
This format is used because standard biquad filters require
coefficients that range between +2.0 and –2.0. It also allows gain
to be inserted at various places in the signal path.
Internal DSP Signal Data Format
Input Data Format: 1.23
This is sign extended when written to the data memory of the
AD1954.
Internal DSP Signal Data Format: 3.23
Range: –4.0 to +(4.0 – 1 LSB)
Examples:
10000000000000000000000000 = –4.0
11000000000000000000000000 = –2.0
11100000000000000000000000 = –1.0
11111111111111111111111111 = (1 LSB below 0.0)
00000000000000000000000000 = 0.0
00100000000000000000000000 = 1.0
01000000000000000000000000 = 2.0
01111111111111111111111111 = (4.0 – 1 LSB).
The sign extension between the serial port and the DSP core
allows for up to 12 dB of gain in the signal path without internal
clipping. Gains greater than 12 dB can be accommodated by
scaling the input down in the first biquad filter and scaling the
signal back up at the end of the biquad filter section.
A digital clipper circuit is used between the output of the DSP
core and the input to the DAC - modulators to prevent over-
loading the DAC circuitry (see Figure 4). Note that there is a gain
factor of 0.75 used in the DAC interpolation filters, and therefore
signal values of up to 1/0.75 will pass through the DSP without
clipping. Since the DAC is designed to produce an analog output
of 2 V rms (differential) with a 0 dB digital input, signals between
L/R DYNAMICS PROCESSOR
(0ms–2.3ms)
(0ms–2.3ms)
DELAY
DELAY
LOOK-UP TABLE
LEVEL DETECT,
(0ms–3.7ms)
DELAY
MONO DAC
INTERPOLATION
INTERPOLATION
L/R REINJECTION
SUBWOOFER
LEVEL
8
8
OUTPUT
DAC
DAC
REV. A
RIGHT
LEFT
OUT
OUT