ST7MDT2-EPB2/US STMicroelectronics, ST7MDT2-EPB2/US Datasheet - Page 74

• Manufacturer Part Number: ST7MDT2-EPB2/US
• Description: BOARD PROGRAMMING SGL POS ST7
• Manufacturer: STMicroelectronics
• Type: MCUr

Specifications of ST7MDT2-EPB2/US

• Contents: Programmer Board
• For Use With/related Products: ST72311, ST72124, ST72314, ST72334
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ST72334J/N, ST72314J/N, ST72124J
SERIAL PERIPHERAL INTERFACE (Cont’d)
14.4.4 Functional Description
Figure 42
(SPI) block diagram.
This interface contains 3 dedicated registers:
Refer to the CR, SR and DR registers in
14.4.7for the bit definitions.
14.4.4.1 Master Configuration
In a master configuration, the serial clock is gener-
ated on the SCK pin.
Procedure
74/153
– A Control Register (CR)
– A Status Register (SR)
– A Data Register (DR)
– Select the SPR0 & SPR1 bits to define the se-
– Select the CPOL and CPHA bits to define one
– The SS pin must be connected to a high level
– The MSTR and SPE bits must be set (they re-
rial clock baud rate (see CR register).
of the four relationships between the data
transfer and the serial clock (see
signal during the complete byte transmit se-
quence.
main set only if the SS pin is connected to a
high level signal).
shows the serial peripheral interface
Figure
Section
45).
During the last clock cycle the SPIF bit is set, a
copy of the data byte received in the shift register
is moved to a buffer. When the DR register is read,
the SPI peripheral returns this buffered value.
Clearing the SPIF bit is performed by the following
software sequence:
1. An access to the SR register while the SPIF bit
2. A read to the DR register.
Note: While the SPIF bit is set, all writes to the DR
register are inhibited until the SR register is read.
In this configuration the MOSI pin is a data output
and to the MISO pin is a data input.
Transmit sequence
The transmit sequence begins when a byte is writ-
ten the DR register.
The data byte is parallel loaded into the 8-bit shift
register (from the internal bus) during a write cycle
and then shifted out serially to the MOSI pin most
significant bit first.
When data transfer is complete:
– The SPIF bit is set by hardware
– An interrupt is generated if the SPIE bit is set
is set
and the I bit in the CCR register is cleared.